





Title		
Size	Number	Revision
B		
Date:	23-Apr-2014	Sheet of
File:	F:\ST_SCH\ST_SCH\DOB	Drawn By:






Title		
Size B	Number	Revision
Date:	23-Apr-2014	Sheet of
File:	F:\ST_SCH\ST_SCH.DDB	Drawn By:






# RESET \_ CLK \_ OTH




Title		
Size B	Number	Revision
Date:	23-Apr-2014	Sheet of
File:	F:\ST_SCH\ST_SCH\DDDB	Drawn By:

# JTAG\_AS




Title		
Size	Number	Revision
B		
Date:	23-Apr-2014	Sheet of
File:	F:\ST_SCH\ST_SCH.DDB	Drawn By:







Title		
Size B	Number	Revision
Date:	23-Apr-2014	Sheet of
File:	F:\ST_SCH\ST_SCH\DOB	Drawn By:












Title		
Size B	Number	Revision
Date:	23-Apr-2014	Sheet of
File:	F:\ST_SCH\ST_SCH.DDB	Drawn By:







Title		
Size	Number	Revision
B		
Date:	23-Apr-2014	Sheet of
File:	F:\ST_SCH\ST_SCH.DDB	Drawn By:



Title			
VGA Part			
Size	Number	Revision	
B	芯视清C4-30 FPGA开发板		
Date:	23-Apr-2014	Sheet	of
File:	F:\ST_SCH\ST_SCH.DDB	Drawn By:	



Title		
Size	Number	Revision
B		
Date:	23-Apr-2014	Sheet of
File:	F:\ST_SCH\ST_SCH.DDB	Drawn By:



Title		
LAN / USB / SD Part		
Size	Number	Revision
B		
Date:	23-Apr-2014	Sheet of
File:	F:\ST_SCH\ST_SCH\DDDB	Drawn By:
		6





Title		
Size B	Number	Revision
Date: 23-Apr-2014	Sheet of	
File: F:\ST_SCH\ST_SCH.DDB	Drawn By:	