

256M (16Mx16bit) Hynix SDRAM Memory

Memory Cell Array

- Organized as 4banks of 4,194,304 x 16



H57V2562GTR Document Title

256Mbit (16M x16) Synchronous DRAM

Revision History

Revision No.	History	Draft Date	Remark
0.1	Preliminary	Jun. 2009	



DESCRIPTION

The Hynix H57V2562GTR Synchronous DRAM is 268,435,456bit CMOS Synchronous DRAM, ideally suited for the consumer memory applications which requires large memory density and high bandwidth. It is organized as 4banks of $4,194,304 \times 16 \text{ I/O}$.

Synchronous DRAM is a type of DRAM which operates in synchronization with input clock. The Hynix Synchronous DRAM latch each control signal at the rising edge of a basic input clock (CLK) and input/output data in synchronization with the input clock (CLK). The address lines are multiplexed with the Data Input/ Output signals on a multiplexed x16 Input/ Output bus. All the commands are latched in synchronization with the rising edge of CLK.

The Synchronous DRAM provides for programmable read or write Burst length of Programmable burst lengths: 1, 2, 4, 8 locations or full page. An AUTO PRECHARGE function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. The Synchronous DRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compartible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, randon-access operation.

Read and write accesses to the Hynix Synchronous DRAM are burst oriented;

accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and the row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

All inputs are LVTTL compatible. Devices will have a VDD and VDDQ supply of 3.3V (nominal).



256Mb Synchronous DRAM(16M x 16) FEATURES

- Standard SDRAM Protocol
- Internal 4bank operation
- Power Supply Voltage: VDD = 3.3V, VDDQ = 3.3V
- All device pins are compatible with LVTTL interface
- Low Voltage interface to reduce I/O power
- 8,192 Refresh cycles / 64ms
- Programmable CAS latency of 2 or 3
- Programmable Burst Length and Burst Type
 - 1, 2, 4, 8 or full page for Sequential Burst
 - 1, 2, 4 or 8 for Interleave Burst
- Commercial Temp: 0°C ~ 70°C Operation
- Package Type : 54_Pin TSOPII
- This product is in compliance with the directive pertaining of RoHS.

ORDERING INFORMATION

Part Number	Clock Frequency	CAS Latency	Power	Voltage	Organization	Interface
H57V2562GTR-60C	166MHz	3				
H57V2562GTR-75C	133MHz	3	Normal		4Banks x 4Mbits	
H57V2562GTR-50C	200MHz	3		3.3V		4Banks x 4Mbits
H57V2562GTR-60L	166MHz	3	1	3.54	x16	LVIIL
H57V2562GTR-75L	133MHz	3	Low Power			
H57V2562GTR-50L	200MHz	3				

Note:

1. H57V2562GTR-XXC Series: Normal power & Commercial temp.

2. H57V2562GTR-XXL Series: Low Power & Commercial temp.



54 TSOP II Pin ASSIGNMENTS

]	
VDD [1		54		VSS
DQ0 🗆	2		53		DQ15
VDDQ □	3		52		VSSQ
DQ1 🗆	4		51		DQ14
DQ2 🗆	5		50	\Box	DQ13
VSSQ 🗆	6		49		VDDQ
DQ3 🗆	7		48		DQ12
DQ4 🗌	8		47		DQ11
VDDQ	9		46		VSSQ
DQ5 🗆	10		45	þ	DQ10
DQ6 🗆	11		44		DQ9
VSSQ 🗆	12	54 Pin TSOPII	43		VDDQ
DQ7	13	400mil x 875mil	42		DQ8
VDD [14	0.8mm pin pitch	41		VSS
LDQM [15		40		NC
/WE 🗆	16		39		UDQM
/CAS 🗆	17		38		CLK
/RAS 🗆	18		37		CKE
/CS □	19		36		A12
BA0 🗆	20		35		A11
BA1 [21		34		A9
A10/AP	22		33		A8
A0 🗆	23		32		A7
A1 [24		31		A6
A2 🗆	25		30		A5
A3 🗆	26		29		A4
VDD [27		28		VSS




54_TSOPII Pin DESCRIPTIONS

SYMBOL	TYPE	DESCRIPTION
CLK	INPUT	Clock : The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK
CKE	INPUT	Clock Enable: Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh
<u>CS</u>	INPUT	Chip Select: Enables or disables all inputs except CLK, CKE and DQM
BA0, BA1	INPUT	Bank Address: Selects bank to be activated during RAS activity Selects bank to be read/written during CAS activity
A0 ~ A12	INPUT	Row Address: RA0 ~ RA12, Column Address: CA0 ~ CA8 Auto-precharge flag: A10
RAS, CAS, WE	INPUT	Command Inputs: RAS, CAS and WE define the operation Refer function truth table for details
LDQM, UDQM	I/O	Data Mask: Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ15	I/O	Data Input / Output: Multiplexed data input / output pin
VDD / VSS	SUPPLY	Power supply for internal circuits and input buffers
VDDQ / VSSQ	SUPPLY	Power supply for output buffers
NC	-	No connection : These pads should be left unconnected



FUNCTIONAL BLOCK DIAGRAM 4Mbit x 4banks x 16 I/O Synchronous DRAM





ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Rating	Unit
Ambient Temperature	TA	0 ~ 70	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to VSS	VDD, VDDQ	-1.0 ~ 4.6	V
Short Circuit Output Current	IOS	50	mA
Power Dissipation	PD	1	W

Note: Operation at above absolute maximum rating can adversely affect device reliability

DC OPERATING CONDITION

Parameter	Symbol	Min	Max	Unit	Note
Power Supply Voltage	VDD, VDDQ	3.0	3.6	V	1
Input High Voltage	VIH	2.0	VDDQ + 0.3	V	1, 2
Input Low Voltage	VIL	-0.3	0.8	V	1, 3

Note: 1. All voltages are referenced to VSS = 0V.


- 2. VIH(Max) is acceptable VDDQ + 2V for a pulse width with <= 3ns of duration.
- 3. VIL(min) is acceptable -2.0V for a pulse width with <= 3ns of duration.

AC OPERATING TEST CONDITION (TA= 0 to 70°C, VDD=3.3±0.3V / VSS=0V)

Parameter	Symbol	Value	Unit	Note
AC Input High / Low Level Voltage	VIH / VIL	2.4 / 0.4	V	
Input Timing Measurement Reference Level Voltage	Vtrip	1.4	V	
Input Rise / Fall Time	tR / tF	1	ns	
Output Timing Measurement Reference Level Voltage	Voutref	1.4	V	
Output Load Capacitance for Access Time Measurement	CL	50	pF	1

Note: 1. See Next Page





CAPACITANCE (f=1MHz)

Parameter	Pin	Symbol	Min	Max	Unit
	CLK	CI1	2.0	4.0	pF
Input capacitance	A0 ~ A12, BA0, BA1, CKE, CS, RAS, CAS, WE	CI2	2.0	4.0	pF
	LDQM, UDQM	CI3	2.0	4.0	pF
Data input / output capacitance	DQ0 ~ DQ15	CI/O	3.5	6.5	pF

DC CHARACTERRISTICS I (TA= 0 to 70°C)

Parameter	Symbol	Min	Max	Unit	Note
Input Leakage Current	ILI	-1	1	uA	1
Output Leakage Current	ILO	-1	1	uA	2
Output High Voltage	VOH	2.4	-	V	IOH = -4mA
Output Low Voltage	VOL	-	0.4	V	IOL = +4mA

Note:

1. VIN = 0 to 3.6V, All other balls are not tested under VIN = 0V

2. DOUT is disabled, VOUT=0 to 3.6



DC CHARACTERISTICS II (TA= 0 to 70°C)

Parameter	Symbol	Test Condition		Spo	eed (M	Hz)	Unit	Note
Parameter	Symbol	rest Condition		200	166	133	Oilit	Note
Operating Current	IDD1	Burst length=1, One bank act tRC \geq tRC(min), IOL=0mA	ive	110	90	70	mA	1
Precharge	IDD2P	$CKE \leq VIL(max)$, $tCK = 15ns$			2		mA	
Standby Current in Power Down Mode	IDD2PS	$CKE \leq VIL(max), \ tCK = \infty$		2		mA		
Precharge Standby Current	IDD2N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min Input signals are changed one 2clks. All other pins \geq VDD-0.2	time during		15		mA	
in Non Power Down Mode	IDD2NS	$\label{eq:cke} \begin{aligned} CKE &\geq VIH(min), \ tCK = \infty \\ Input \ signals \ are \ stable. \end{aligned}$		8				
Active Standby	IDD3P	$CKE \leq VIL(max), tCK = 15ns$		5				
Current in Power Down Mode	IDD3PS	CKE \leq VIL(max), tCK = ∞		5			mA	
Active Standby Current in Non Power Down	IDD3N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min Input signals are changed one 2clks. All other pins \geq VDD-0.2V or \leq	time during	28			mA	
Mode	IDD3NS	CKE \geq VIH(min), tCK = ∞ Input signals are stable.			20			
Burst Mode Op- erating Current	IDD4	tCK ≥ tCK(min), IOL=0mA All banks active		120	100	80	mA	1
Auto Refresh Current	IDD5	tRC ≥ tRC(min), All banks activ	180	160	140	mA	2	
Self Refresh	IDD6	CKE ≤ 0.2V	Normal	2			mA	3
Current	1000	CILL 2 0.2 V	Low Power				111/1	,

Note: 1. IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open.

- 2. Min. of tRC (Refresh RAS cycle time) is shown at AC CHARACTERISTICS II
- 3. H57V2562GTR-XXC Series: Normal, H57V2562GTR-XXL Series: Low Power



$\begin{tabular}{ll} AC CHARACTERISTICS I (AC operating conditions unless otherwise noted) \\ \end{tabular}$

Parameter		Speed	20	00	10	56	13	33	Unit	Note
Parameter		(MHz)	Min	Max	Min	Max	Min	Max	Oilit	Note
System Clock Cycle Time	CL = 3	tCK3	5.0	1000	6.0	1000	7.5	1000	ns	
System clock cycle filme	CL = 2	tCK2	-	1000	-	1000	10	1000	ns	
Clock High Pulse Width		tchw	2.0	-	2.5	-	2.5	-	ns	1
Clock Low Pulse Width		tCLW	2.0	-	2.5	-	2.5	-	ns	1
Access Time From Clock	CL = 3	tAC3	-	4.5	-	5.4	-	5.4	ns	2
Access Time From Clock	CL = 2	tAC2	-	-	-	-	-	6	ns	2
Data-out Hold Time		tOH	2.0	-	2.0	-	2.5	-	ns	
Data-Input Setup Time		tDS	1.5	-	1.5	-	1.5	-	ns	1
Data-Input Hold Time		tDH	0.8	-	0.8	-	0.8	-	ns	1
Address Setup Time		tAS	1.5	-	1.5	-	1.5	-	ns	1
Address Hold Time		tah	0.8	-	0.8	-	0.8	-	ns	1
CKE Setup Time		tcks	1.5	-	1.5	-	1.5	-	ns	1
CKE Hold Time		tckh	0.8	-	0.8	-	0.8	-	ns	1
Command Setup Time		tCS	1.5	-	1.5	-	1.5	-	ns	1
Command Hold Time		tCH	0.8	-	0.8	-	0.8	-	ns	1
CLK to Data Output in Low-Z Time		tOLZ	1.0	-	1.0	-	1.0	-	ns	
CLK to Data Output in	CL = 3	tOHZ3	-	4.5	2.7	5.4	2.7	5.4	ns	
High-Z Time	CL = 2	tOHZ2	-	-	-	-	3	6	ns	

Note:

- 1. Assume tR / tF (input rise and fall time) is 1ns. If tR & tF > 1ns, then [(tR+tF)/2-1]ns should be added to the parameter.
- 2. Access time to be measured with input signals of 1V/ns edge rate, from 0.8V to 0.2V. If tR > 1ns, then (tR/2-0.5)ns should be added to the parameter.



AC CHARACTERISTICS II (AC operating conditions unless otherwise noted)

Parame	tor	Speed	20	00	10	66	13	33	Unit	Note
raidile	(CI	(MHz)	Min	Max	Min	Max	Min	Max	Oilit	Note
RAS Cycle Time	Operation	tRC	55	-	60	-	63	-	ns	
ivas cycle fille	Auto Refresh	trrc	55	-	60	-	63	-	ns	
RAS to CAS Delay		tRCD	15	-	18	-	20	-	ns	
RAS Active Time		tras	38.7	100K	42	100K	42	100K	ns	
RAS Precharge Time		trp	15	-	18	-	20	-	ns	
RAS to RAS Bank Act	ive Delay	trrd	10	-	12	-	15	-	ns	
CAS to CAS Delay		tCCD	1	-	1	-	1	-	CLK	
Write Command to D	Write Command to Data-In Delay		0	-	0	-	0	-	CLK	
Data-in to Precharge	Command	tDPL	2	-	2	-	2	-	CLK	
Data-In to Active Cor	mmand	tDAL		•	tDPL	+ tRP		•		
DQM to Data-Out Hi-	-Z	tDQZ	2	-	2	-	2	-	CLK	
DQM to Data-In Mas	k	tDQM	0	-	0	-	0	-	CLK	
MRS to New Comma	nd	tMRD	2	-	2	-	2	-	CLK	
Precharge to Data	CL = 3	tPROZ3	3	-	3	-	3	-	CLK	
Output High-Z	CL = 2	tPROZ2	-	-	-	-	2	-	CLK	
Power Down Exit Time		tDPE	1	-	1	-	1	-	CLK	
Self Refresh Exit Tim	е	tsre	1	-	1	-	1	-	CLK	1
Refresh Time		tref	-	64	-	64	-	64	ms	


Note: 1. A new command can be given tRC after self refresh exit.



BASIC FUNCTIONAL DESCRIPTION

Mode Register

В	A1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
	0	0	0	0	0	OP Code	0	0	CA	S Later	псу	BT	Bu	rst Leng	gth



A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

4.2		40	Burst l	Length
A2	A1	0 1 0 1 0 1 0	A3 = 0	A3=1
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1	Reserved	Reserved
1	1	0	Reserved	Reserved
1	1	1	Full page	Reserved



COMMAND TRUTH TABLE

Function	CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	ADDR	A10 /AP	ВА	Note
Mode Register Set	Н	Х	L	L	L	L	Χ	Op Code			
No Operation	Н	Х	L	Н	Н	Н	Χ		Χ		
Device Deselect	Н	Х	Н	Χ	Χ	Х	Χ		Χ		
Bank Active	Н	Х	L	L	Н	Н	Χ	Row Ad	ldress	V	
Read	Н	X	L	Н	L	Н		Col- umn	L	V	
Read with Autoprecharge	Н	Х	L	Н	L	Н	Х	Col- umn	Н	٧	
Write	Н	Х	L	Н	L	L	Х	Col- umn	L	V	
Write with Autoprecharge	Н	Х	L	Н	L	L	Х	Col- umn	Н	V	
Precharge All Banks	Н	Х	L	L	Н	L	Χ	Х	Н	Х	
Precharge selected Bank	Н	X	L	L	Н	L	Χ	Х	L	٧	
Burst stop	Н	Х	L	Н	Н	L	Χ		Χ		
DQM	Н	Х)	X		V		Χ		2
Auto Refresh	Н	Н	L	L	L	Н	Χ		Χ		
Burst-Read Single-Write	Н	X	L	L	L	Н	Х	A9 (Other F	Pin Hig Pins OP		
Self Refresh Entry	Н	L	L	L	L	Н	Χ		Χ		
Self Refresh Exit	L	Н	Н	Х	Χ	Х	Х		Х		1
Sell Refresh Lxit	L	11	L	Н	Н	Н	^		^		1
Precharge Power Down	Н	L	Н	Χ	Χ	Х	X		Х		
Entry	11		L	Н	Н	Н	^		^		
Precharge Power Down Exit	L	Н	Н	Х	Х	Χ	X		Х		
- Teanarge Forter Down Exit	_		L	Н	Н	Н	^				
Clock Suspend Entry	Н	L	Н	Х	Х	Х	X		Х		
			L	V	V	V					
Clock Suspend Exit	L	Н)	Χ		X		Χ		

Note: 1. Exiting Self Refresh occurs by asynchronously bringing CKE from low to high. 2. see to Next page (DQM TRUTH TABLE)



DQM TRUTH TABLE

Function	CKEn-1	CKEn	LDQM	UDQM
Data Write/Output enable	Н	Х	L	L
Data Mask/Output disable	Н	Х	Н	Н
Lower byte write/Output enable, Upper byte mask/Output disable	Н	x	L	Н
Lower byte Mask/Output disable, Upper byte write/Output enable	Н	Х	Н	L

Note 1. H: High Level, L: Low Level, X: Don't Care

^{2.} Write DQM Latency is 0 CLK and Read DQM Latency is 2 CLK



CURRENT STATE TRUTH TABLE (Sheet 1 of 4)

Current						Command			
State	cs	RAS	CAS	WE	BAO/ BA1	A <i>max</i> -A0	Description	Action	Notes
	L	L	L	L		OP CODE	Mode Register Set	Set the Mode Register	
	L	L	L	Н	Х	Х	Auto or Self Refresh	Start Auto or Self Refresh	5
	L	L	Н	L	BA	Х	Precharge	No Operation	
	L	L	Н	Н	ВА	Row Add.	Bank Activate	Activate the specified bank and row	
idle	L	Н	L	L	ВА	Col Add. A10	Write/WriteAP	ILLEGAL	4
	L	Н	L	Н	ВА	Col Add. A10	Read/ReadAP	ILLEGAL	4
	L	Н	Н	H H X X		Х	No Operation	No Operation	3
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation or Power Down	3
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	Precharge	7
	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4
Row Active	L	Н	L	L	ВА	Col Add. A10	Write/WriteAP	Start Write : optional AP(A10=H)	6
	L	Н	L	Н	BA	Col Add. A10	Read/ReadAP	Start Read : optional AP(A10=H)	6
	L	Н	Н	Н	Х	Х	No Operation	No Operation	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	ВА	Х	Precharge	Termination Burst: Start the Precharge	
Read	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Col Add. A10	Write/WriteAP	Termination Burst: Start Write(optional AP)	8,9
	L	Н	L	Н	ВА	Col Add. A10	Read/ReadAP	Termination Burst: Start Read(optional AP)	8
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	



CURRENT STATE TRUTH TABLE (Sheet 2 of 4)

Current					С	ommand			
State	CS	RAS	CAS	WE	BAO/ BA1	A <i>max</i> -A0	Description	Action	Notes
Read	Н	Х	Х	Χ	Х	Х	Device Deselect	Continue the Burst	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Χ	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	ВА	Х	Precharge	Termination Burst: Start the Precharge	10
	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4
Write	L	Н	L	L	ВА	Col Add. A10	Write/WriteAP	Termination Burst: Start Write(optional AP)	8
	L	Н	L	Н	ВА	Col Add. A10	Read/ReadAP	Termination Burst: Start Read(optional AP)	8,9
	L	Н	Н	Н	Χ	Х	No Operation	Continue the Burst	
	Н	Х	Χ	Χ	Х	Х	Device Deselect	Continue the Burst	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	ILLEGAL	4,12
Read with Auto	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4,12
Precharge	L	Н	L	L	BA	Col Add. A10	Write/WriteAP	ILLEGAL	12
	L	Н	L	Н	BA	Col Add. A10	Read/ReadAP	ILLEGAL	12
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Χ	Χ	Х	Х	Device Deselect	Continue the Burst	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
\\ /i.b.oi.b.lo	L	L	Н	L	BA	Х	Precharge	ILLEGAL	4,12
Write with Auto	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4,12
Precharge	L	Н	L	L	BA	Col Add. A10	Write/WriteAP	ILLEGAL	12
	L	Н	L	Н	BA	Col Add. A10	Read/ReadAP	ILLEGAL	12
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Χ	Χ	Х	Х	Device Deselect	Continue the Burst	



CURRENT STATE TRUTH TABLE (Sheet 3 of 4)

Current					C	Command			
State	cs	RAS	CAS	WE	BAO/ BA1	A <i>max</i> -A0	Description	Action	Notes
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Х	X	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	ВА	х	Precharge	No Operation: Bank(s) idle after tRP	
	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4,12
Precharging	L	Н	L	L	BA	Col Add. A10	Write/WriteAP	ILLEGAL	4,12
	L	Н	L	Н	BA	Col Add. A10	Read/ReadAP	ILLEGAL	4,12
	L	Н	Н	Н	Х	х	No Operation	No Operation: Bank(s) idle after tRP	
	Н	Х	Х	X	Х	х	Device Deselect	No Operation: Bank(s) idle after tRP	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	Ш	BA	Х	Precharge	ILLEGAL	4,12
Row	L	L	Н	Н	ВА	Row Add.	Bank Activate	ILLEGAL	4,11,1 2
Activating	L	Н	L	L	BA	Col Add. A10	Write/WriteAP	ILLEGAL	4,12
	L	Н	L	Н	BA	Col Add. A10	Read/ReadAP	ILLEGAL	4,12
	L	Н	Н	Н	Х	х	No Operation	No Operation: Row Active after tRCD	
	Н	Х	Х	Х	Х	х	Device Deselect	No Operation: Row Active after tRCD	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Η	Ш	BA	X	Precharge	ILLEGAL	4,13
Writo	L	L	Η	Η	BA	Row Add.	Bank Activate	ILLEGAL	4,12
Write Recovering	L	Н	L	L	ВА	Col Add. A10	Write/WriteAP	Start Write: Optional AP(A10=H)	
	L	Н	L	Н	BA	Col Add. A10	Read/ReadAP	Start Read: Optional AP(A10=H)	9
	L	Н	Н	Н	Х	Х	No Operation	No Operation: Row Active after tDPL	



CURRENT STATE TRUTH TABLE (Sheet 4 of 4)

Current					C	ommand			
State	cs	RAS	CAS	WE	BAO/ BA1	A <i>max</i> -A0	Description	Action	Notes
Write Recovering	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation: Row Active after tDPL	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Χ	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	ILLEGAL	4,13
Write Recovering	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	4,12
with Auto	L	Н	L	L	BA	Col Add. A10	Write/WriteAP	ILLEGAL	4,12
Precharge	L	Н	L	Н	BA	Col Add. A10	Read/ReadAP	ILLEGAL	4,9,12
	L	Н	Н	Н	Х	x	No Operation	No Operation: Precharge after tDPL	
	Н	Х	Х	Х	Х	х	Device Deselect	No Operation: Precharge after tDPL	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Χ	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	ILLEGAL	13
	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	13
Refreshing	L	Н	L	L	BA	Col Add. A10	Write/WriteAP	ILLEGAL	13
	L	Н	L	Н	BA	Col Add. A10	Read/ReadAP	ILLEGAL	13
	L	Н	Н	Н	Х	х	No Operation	No Operation: idle after tRC	
	Н	Х	Х	Х	Х	х	Device Deselect	No Operation: idle after tRC	
	L	L	L	L		OP CODE	Mode Register Set	ILLEGAL	13
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	13
	L	L	Н	L	BA	Х	Precharge	ILLEGAL	13
Mode	L	L	Н	Н	BA	Row Add.	Bank Activate	ILLEGAL	13
Register	L	Н	L	L	BA	Col Add. A10	Write/WriteAP	ILLEGAL	13
Accessing	L	Н	L	Н	BA	Col Add. A10	Read/ReadAP	ILLEGAL	13
	L	Н	Н	Н	Х	х	No Operation	No Operation: idle after 2 clock cycles	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation: idle after 2 clock cycles	



Note:

- 1. H: Logic High, L: Logic Low, X: Don't care, BA: Bank Address, AP: Auto Precharge.
- 2. All entries assume that CKE was active during the preceding clock cycle.
- 3. If both banks are idle and CKE is inactive, then in power down cycle
- 4. Illegal to bank in specified states. Function may be legal in the bank indicated by Bank Address, depending on the state of that bank.
- 5. If both banks are idle and CKE is inactive, then Self Refresh mode.
- 6. Illegal if tRCD is not satisfied.
- 7. Illegal if tRAS is not satisfied.
- 8. Must satisfy burst interrupt condition.
- 9. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 10. Must mask preceding data which don't satisfy tDPL.
- 11. Illegal if tRRD is not satisfied
- 12. Illegal for single bank, but legal for other banks in multi-bank devices.
- 13. Illegal for all banks.



CKE Enable(CKE) Truth TABLE (Sheet 2 of 1)

Comment	CK	Œ			Com	mand				
Current State	Previous Cycle	Current Cycle	cs	RAS	CAS	WE	BAO, BA1	ADDR	Action	Notes
	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
	L	Н	Н	Х	Х	Х	Х	Х	Exit Self Refresh with Device Deselect	2
Self	L	Н	L	Н	Н	Н	Х	Х	Exit Self Refresh with No Operation	2
Refresh	L	Н	L	Н	Н	L	Х	Х	ILLEGAL	2
	L	Н	L	Н	L	Х	Х	Х	ILLEGAL	2
	L	Н	L	L	Χ	Х	Х	Х	ILLEGAL	2
	L	L	Χ	Х	Χ	Х	Х	Х	Maintain Self Refresh	
	Н	Х	Χ	Х	Х	Х	Х	Х	INVALID	1
	L	Н	Η	Х	Х	Х	Х	Х	Power Down mode exit,	2
Dannen	_	••	لــ	Н	Н	Н	X	Х	all banks idle	_
Power Down				L						
	L	Н	L	Х	L	Х	Х	Х	ILLEGAL	2
				Х	Х	L	Х	Х		
	L	L	Х	Х	Х	Х	Х	Х	Maintain Power Down Mode	
	Н	Н	Н	Х	Х	Х			Refer to the idle State section	3
	Н	Н	L	Н	Χ	Х			of the Current State Truth Table	3
	Н	Н	L	L	Н	Х			Truut Table	3
	Н	Н	L	L	L	Н	Х	Х	Auto Refresh	
All	Н	Н	L	L	L	L	OP (CODE	Mode Register Set	4
Banks	Н	L	Н	Х	Х	Х			Refer to the idle State section	3
Idle	Н	L	L	Н	Χ	Х			of the Current State	3
	Н	L	L	L	Н	Х			Truth Table	3
	Н	L	L	L	L	Н	Х	Х	Entry Self Refresh	4
	Н	L	L	L	L	L	OP (CODE	Mode Register Set	
	L	Х	Х	Х	Х	Х	Х	Х	Power Down	4



CKE Enable(CKE) Truth TABLE (Sheet 2 of 2)


Current	Ck	Œ			Com	mand				
State	Previous Cycle	Current Cycle	cs	RAS	CAS	WE	BAO, BA1	ADDR	Action	Notes
	Н	Н	Х	Х	Х	Х	Х	Х	Refer to operations of the Current State Truth Table	
Any State other than listed above	Н	L	Х	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle	
listed above	L	Н	Х	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle	
	L	L	Х	Х	Х	Х	Х	Х	Maintain Clock Suspend	

Note:

- 1. For the given current state CKE must be low in the previous cycle.
- 2. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. When exiting power down mode, a NOP (or Device Deselect) command is required on the first positive edge of clock after CKE goes high.
- 3. The address inputs depend on the command that is issued.
- 4. The Precharge Power Down mode, the Self Refresh mode, and the Mode Register Set can only be entered from the all banks idle state.
- 5. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. When exiting deep power down mode, a NOP (or Device Deselect) command is required on the first positive edge of clock after CKE goes high and is maintained for a minimum 200usec.



PACKAGE INFORMATION



Symbol		millimeters		inches				
Syllibol	Min	Тур	Max	Min	Тур	Max		
А	0.991	-	1.194	0.0390		0.0470		
A1	0.050	0.100	0.150	0.0020	0.0039	0.0059		
A2	0.950	1.000	1.050	0.0374	0.0394	0.0413		
В	0.290	0.350	0.450	0.0114	0.0138	0.0177		
b	0.240	0.300	0.400	0.0094	0.0118	0.0157		
С	0.120	-	0.210	0.0047	-	0.0083		
CP		0.10			0.0039	•		
D1	22.149	22.22	22.327	0.8720	0.8748	0.8790		
Е	11.56	11.76	11.96	0.4551	0.4630	0.4709		
E1	10.06	10.16	10.31	0.3961	0.4	0.4059		
е	-	0.8	-	-	0.0315	-		
L	0.406	-	0.597	0.0160	-	0.0235		
L1	-	0.8	-	-	0.0315	-		
alpha		•	•					

NGV U.1 / Julii. 2003