Lec 05: x86_64

CSED415: Computer Security
Spring 2025

Seulbae Kim



Administrivia



- Lab 02 has been released (due on March 21)
 - Start early!
 - Attend office hours if you need help!
- Team formation is due this Friday
 - Make a submission on PLMS

Team formation

Please form and declare teams for your research project.

Find your team members and form groups consisting of 5-7 students. Submit your team's information, including:

- 1. Team name
- 2. Team members' names and student IDs.
- 3. Team leader's name


Note: Only the team leader needs to make a submission.

Recap




- Secure coding is necessary for building secure systems
- However, code-level mitigation may not be enough
 - We cannot trust anything that we did not create ourselves
 - e.g., The Thompson Compiler produces malicious binaries
- Binary analysis, like it or not, is required for us to analyze exactly what a CPU executes
 - Needed to detect malicious behavior





Recap: Compiler 101



Executable binary (ELF-formatted file)

POSTECH

- ELF (Executable and Linkable Format)
 - Most commonly used binary file format on Linux
 - Executables, object files (.o), and shared libraries (.so)
 - Key components
 - ELF header
 - Program header
 - Segments and sections

ELF file image ELF header Program header .text .plt .rodata .data .bss

POSTECH

- ELF header
 - Located at the very beginning of an ELF file
 - Contains crucial information about the binary
 - Arch, endianness, file type, entry point address, header size, etc.

```
csed415-lab01@csed415:~$ readelf -h ./target
ELF Header:
  Magic: 7f 45 4c 46 02 01 01 00 00 00 00 00 00 00 00 00
  Class:
                                     ELF64
                                     2's complement, little endian
  Data:
  Version:
                                     1 (current)
  OS/ABI:
                                     UNIX - System V
  ABI Version:
                                     EXEC (Executable file)
  Type:
                                     Advanced Micro Devices X86-64
  Machine:
  Version:
                                     0x1
  Entry point address:
                                     0x401210
                                     64 (bytes into file)
  Start of program headers:
                                     15096 (bytes into file)
  Start of section headers:
  Flags:
                                     0x0
  Size of this header:
                                     64 (bytes)
  Size of program headers:
                                     56 (bytes)
                                     13
  Number of program headers:
                                     64 (bytes)
  Size of section headers:
  Number of section headers:
  Section header string table index: 30
```

ELF file image


ELF header Program header .text .plt .rodata .data .bss

POSTECH

Program header

 Describes how segments should be mapped into memory at load time


- Contains segment information
 - Offset and size of each segment
 - Virtual memory address on which each segment should be loaded
 - Permission of each segment (Read/Write/Execute)



POSTECH


Segments

- Logical groups of sections
- Each segment is loaded onto one or more virtual memory pages at runtime
- Code-related segment
 - Contains executable instructions (.text, .plt, ...)
- Data-related segment
 - Contains non-executable data (.data, .rodata, ...)



POSTECH

- Sections: Smallest unit of an object
 - text (executable instructions)
 - .data (initialized data)
 - .bss (uninitialized data)
 - .rodata (read-only data)
 - .plt, .got (dynamic linking stubs/tables)
 - etc.




Visualizing ELF via readelf

```
csed415-lab01@csed415:~$ readelf -a ./target
Program Headers:
                 Offset
                                     VirtAddr
                                                         PhysAddr
  Type
                 FileSiz
                                     MemSiz
                                                          Flags Align
                 PHDR
                 0x00000000000002d8 0x00000000000002d8
                                                                  0x8
 INTERP
                 0 \times 0000000000000318 0 \times 0000000000400318 0 \times 0000000000400318
                 0x000000000000001c 0x00000000000001c
                                                                  0 \times 1
  LOAD
                 0 \times 00000000000400000
                 0 \times 00000000000000918 0 \times 0000000000000918
                                                                  0 \times 1000
 LOAD
                 0 \times 0000000000001000 0 \times 0000000000401000 0 \times 00000000000401000
                 0 \times 000000000000000765 0 \times 00000000000000765
                                                          RE
                                                                  0 \times 1000
                                    "Segment #3 is readable and executable. It should be loaded at 0x401000"
 Segment Sections...
   00
          .interp
          .interp .note.gnu.property .note.gnu.build-id .note.ABI-tag .gnu.hash .dynsym .dynstr
.gnu.version .gnu.version r .rela.dyn .rela.plt
          .init .plt .plt.sec .text .fini ← Sections in segment #3 (Note: .text is where your code lives)
 → 03
```

Loader turns a binary image into a process

POSTECH



ELF loader workflow

POSTECH

- Read the ELF Header, which is always located at the very beginning of an ELF file
- 2. Read the program headers. These specify where in the file the program segments are located, and where they need to be loaded into memory
- 3. Parse the program headers to determine the number of program segments that must be loaded

ELF loader workflow




- 4. Load each of the loadable segments
 - a. Allocate virtual memory for each segment, at the address specified by the p_vaddr member in the program header
 - b. Copy the segment data from the ELF file offset specified by p_offset to the virtual memory address specified by p_vaddr
- 5. Read the executable's entry point from the ELF header
- Jump to the executable's entry point in the newly loaded memory

A process in memory


POSTECH

- ELF sections + heap + stack
 - Heap
 - Dynamically allocated memory (e.g., using malloc)
 - Grows towards higher (larger) addresses
 - Stack
 - Contains runtime call stack
 - More on this later!
 - Grows towards lower (smaller) addresses



Example: Virtual memory of Lab 01's target







Example: Virtual memory of Lab 01's target

POSTECH

```
pwndbg> elfsections // check section info
pwndbg> x/20i 0x401000 // examine .text instructions
pwndbg> x/10s 0x402000 // examine .rodata strings
pwndbg> x/100wx 0x404000 // examine .data data
```



Virtual memory




lower address

higher address

A process contains instructions and data

POSTECH

- Q1) Which component of a computer executes instructions? → CPU
- Q2) How does that component keep track of which instruction to execute next?
 - → Using instruction pointer (special register)
- Q3) How does that component keep track of program execution states?
 - → Using general purpose registers



x86_64

x86 and x86_64 architectures



- Our focus: x86 and x86_64 architecture
 - The most widely used architecture
 - Intel Core i3, i5, i7, i9 families, Xeon server processors
 - AMD Ryzen processors, EPYC server processors
 - Held 90% of the PC market and 85% of the server market (2022, Mercury Research)


x86 and x86_64 architectures

POSTECH

- x86 (Developed by Intel, 1985)
 - 32-bit architecture handles 2^32 = 4 GB of memory addresses
 - Registers are 32 bits (except for segment registers)
- x86_64 (Developed by AMD, 2003)
 - Extends x86 to 64-bit registers
 - Also called x64, AMD64, or Intel 64
 - 64-bit architecture handles 2^64 of memory addresses
 - Registers are 64 bits (except for segment registers)
 - Backward compatible: Can run both 32-bit and 64-bit programs

History of Intel/AMD processors

POSTECH



Central Processing Unit (CPU)

POSTECH

- CPU's core capability: Carry out a fixed number of operations
- Terminology
 - Instruction set: The set of operations that a CPU is designed to do
 - Instruction Set Architecture (ISA): Name for the set of operations
 - We will focus on x86 and x64 in this course
 - Instruction: One operation that a CPU can do
 - e.g., add two numeric values
 - Assembly language: A human-readable representation of instructions
 - e.g., add rsp,4 → Add 4 to the current value in rsp and store the result in rsp

Types of x64 registers



- General purpose registers (GPRs) and their purposes
 - rax: Accumulator; often used for return values of function calls
 - rbx: Base register
 - rcx: Counter register (for loops and shifts)
 - rdx: Data register
 - rsi: Source index (for string/array operations)
 - rdi: Destination index (for string/array operations)
 - rbp: Stack base pointer
 - rsp: Stack top pointer
 - Additional: r8, r9, ..., r15


Types of x64 registers

POSTECH

- Instruction pointer
 - rip: Holds the memory address of the next instruction to execute
 - Usually points to the .text section of a process where code exists
- Segment registers (Legacy)
 - cs, ss, ds, es, fs, gs
 - Used for memory addressing (legacy feature, not used in x64)
- Flag register
 - rflags: Stores various flags (carry flag, sign flag, ...)

Naming convention for x64 (and x86) registers


POSTPCH



(Same applies to other general purpose registers and rip)

Naming convention for x64 (and x86) registers


POSTPCH



(Same applies to other general purpose registers and rip)

Size convention: BYTE, WORD, DWORD, QWORD

POSTECH



Intel x86_64 Assembly

Assembly language basics

POSTECH

- Assembly: A human-readable representation of instructions
- Basic format:
 - An instruction consists of an opcode and operands




- Opcode specifies the operation to be performed
- Operands specify the data for the operation

Instruction operands

POSTECH

- Each instruction can have a specific number of operands
 - Intel Instructions can have 0, 1, or 2 operands

Operand 1 (usually) stores the result



Operand types


POSTECH

Operand can be a register, memory, or an immediate value

Size directives - motivation

POSTECH

Virtual memory




- Q) Correct behavior?
- 1. Overwrite the byte at 0x804c0a0 as 2 because the value is byte-sized
- 2. Overwrite the 8 bytes (64 bits) starting from 0x804c0a0 as 2 because the register (rbx) is qword-sized

Size directives - motivation

POSTECH

Virtual memory




- Q) Correct behavior?
- 1. Overwrite the byte at 0x804c0a0 as 2 because the value is byte-sized
- 2. Overwrite the 8 bytes (64 bits) starting from **0x804c0a0** as 2 because the register (**rbx**) is qword-sized

Size directives – motivation

POSTECH

Virtual memory

mov [rbx], 2 $rbx = 0x804c0a0 \longrightarrow 0x804c0a0$ 0x804c0a8 0x804c0b0



Q) Correct behavior?

- 1. Overwrite the byte at 0x804c0a0 as 2 because the value is byte-sized
- 2. Overwrite the 8 bytes (64 bits) starting from **0x804c0a0** as 2 because the register (**rbx**) is qword-sized

Size directives — motivation

Virtual memory

[rbx], 2 mov rbx = 0x804c0a0 ——— → 0x804c0a0 0x804c0a8 0x804c0b0

- Q) Correct behavior?
- 1. Overwrite the byte at $0 \times 804 c0a0$ as 2 because the value is byte-sized
- 2. Overwrite the 8 bytes (64 bits) starting from 0x804c0a0 as 2 because the register (rbx) is gword-sized
- A) Both are incorrect. mov [rbx], 2 triggers an error due to ambiguity.

Size directives: SIZE PTR

POSTECH

```
[rbx], 2
mov
                ERROR
     BYTE PTR [rbx], 2
mov
       or
     WORD PTR [rbx], 2
mov
       or
     DWORD PTR [rbx], 2
mov
       or
     QWORD PTR [rbx], 2
mov
```

Byte at the addr rbx holds



Word at the addr rbx holds

0x02 0x00 0xff 0xff 0xff 0xff 0xff 0xff

Double word at the addr rbx holds

0x02 0x00 0x00 0x00 0xff 0xff 0xff 0xff

Quad word at the addr rbx holds

Note: Endianness (Order of bytes stored in mem)

POSTECH

```
Q) Which layout is correct?
        rax, 0x7fffffffe1c0
mov
                                                                         (2) (3)
        rdx, 0xdeadbeef
mov
        QWORD PTR [rax], rdx
mov
                                 [rax] → 0x7fffffffe1c0
                                                                 0xde
                                                                            0 \times 00
                                                                                       0 \times 00
                                                                                                  0xef
                                            0x7ffffffffe1c1
                                                                 0xad
                                                                            0 \times 00
                                                                                       0 \times 00
                                                                                                  0xbe
                                            0x7ffffffffe1c2
                                                                 0xbe
                                                                            0 \times 00
                                                                                       0 \times 00
                                                                                                  0xad
                                            0x7ffffffffe1c3
                                                                 0xef
                                                                            0 \times 00
                                                                                       0 \times 00
                                                                                                  0xde
                                            0x7ffffffffe1c4
                                                                 0 \times 00
                                                                                       0xef
                                                                            0xde
                                                                                                  0 \times 00
                                            0x7ffffffffe1c5
                                                                 0 \times 00
                                                                            0xad
                                                                                       0xbe
                                                                                                  0 \times 00
                                            0x7ffffffffe1c6
                                                                 0 \times 00
                                                                            0xbe
                                                                                       0xad
                                                                                                  0 \times 00
                                            0x7ffffffffe1c7
                                                                 0 \times 00
                                                                            0xef
                                                                                       0xde
                                                                                                  0 \times 00
```

Note: Endianness (Order of bytes stored in mem)

0x7ffffffffe1c7

```
0x7ffffffffe1c0
mov
     rdx, 0xdeadbeef
mov
     QWORD PTR [rax], rdx
mov
```

- Q) What are the
- Most significant bit (MSB) and
- Least significant bit (LSB) of rdx?
- A) Since rdx (x64 register) is 64 bits long,
- \rightarrow rdx = 0x00000000deadbeef

MSB: 0

LSB: 1

[rax] → 0x7fffffffe1c0 0xde 0x7ffffffffe1c1 0xad 0x7ffffffffe1c2 0xbe 0x7ffffffffe1c3 0xef 0x7ffffffffe1c4 0×00 0x7ffffffffe1c5 0×00 0x7ffffffffe1c6 0×00

 0×00

(2)	
0×00	
0×00	
0×00	
0×00	
0xde	
0xad	
0xbe	
0xef	

Q) Which layout is correct?

(3)

(3)	(4)
0×00	0xef
0×00	0xbe
0×00	0xad
0×00	0xde
0xef	0×00
0xbe	0×00
0xad	0×00
0xde	0×00

Note: Endianness (Order of bytes stored in mem)

POSTECH

```
Q) Which layout is correct?
          rax, 0x7fffffffe1c0
 mov
                                                                             (2) (3)
          rdx, 0xdeadbeef
 mov
          QWORD PTR [rax], rdx
 mov
                                  [rax] → 0x7fffffffe1c0|
                                                                   0xde
                                                                              0 \times 00
                                                                                         0 \times 00
                                                                                                    0xef
Q) What are the
- Most significant bit (MSB) and
                                              0x7ffffffffe1c1
                                                                   0xad
                                                                                         0 \times 00
                                                                                                    0xbe
                                                                              0 \times 00
- Least significant bit (LSB) of rdx?
                                              0x7ffffffffe1c2
                                                                   0xbe
                                                                              0 \times 00
                                                                                         0 \times 00
                                                                                                    0xad
A) Since rdx (x64 register) is 64 bits long,
                                                                   0xef
                                              0x7ffffffffe1c3
                                                                              0 \times 00
                                                                                         0 \times 00
                                                                                                    0xde
\rightarrow rdx = 0x00000000deadbeef
                                                                   0 \times 00
                                              0x7ffffffffe1c4
                                                                              0xde
                                                                                         0xef
                                                                                                    0 \times 00
                           LSB: 1
          MSB: 0
                                              0x7ffffffffe1c5
                                                                   0 \times 00
                                                                                         0xbe
                                                                                                    0 \times 00
                                                                              0xad
                                              0x7ffffffffe1c6
                                                                   0 \times 00
                                                                              0xbe
                                                                                         0xad
                                                                                                    0 \times 00
  Endianness
  Big Endian: Store MSB in the lowest addr 0x7fffffffe1c7
                                                                   0 \times 00
                                                                              0xef
                                                                                         0xde
                                                                                                    0 \times 00
  Little Endian: Store LSB in the lowest addr
```

x64 (x86) uses Little Endian ordering

POSTECH

```
rax, 0x7fffffffe1c0
 mov
          rdx, 0xdeadbeef
 mov
          QWORD PTR [rax], rdx
 mov
                                                    Lowest addr
                                    [rax] \longrightarrow 0x7fffffffe1c0
                                                                                                        0xef
                                                                      0xde
                                                                                  0 \times 00
                                                                                             0 \times 00
Q) What are the
                                                                                                                LSB
- Most significant bit (MSB) and
                                                0x7ffffffffe1c1
                                                                      0xad
                                                                                             0 \times 00
                                                                                                        0xbe
                                                                                  0 \times 00
- Least significant bit (LSB) of rdx?
                                                0x7ffffffffe1c2
                                                                      0xbe
                                                                                  0 \times 00
                                                                                             0 \times 00
                                                                                                        0xad
A) Since rdx (x64 register) is 64 bits long,
                                                0x7ffffffffe1c3
                                                                      0xef
                                                                                  0 \times 00
                                                                                             0 \times 00
                                                                                                        0xde
\rightarrow rdx = 0x00000000deadbeef
                                                                      0 \times 00
                                                0x7ffffffffe1c4
                                                                                             0xef
                                                                                                        0 \times 00
                                                                                  0xde
                            LSB: 1
          MSB: 0
                                                0x7ffffffffe1c5
                                                                      0 \times 00
                                                                                             0xbe
                                                                                                        0 \times 00
                                                                                  0xad
                                                0x7ffffffffe1c6
                                                                      0 \times 00
                                                                                  0xbe
                                                                                             0xad
                                                                                                        0 \times 00
  Endianness
  Big Endian: Store MSB in the lowest addr 0x7fffffffe1c7
                                                                      0 \times 00
                                                                                  0xef
                                                                                                        0 \times 00
                                                                                             0xde
                                                                                                                MSB
  Little Endian: Store LSB in the lowest addr
```

mov instruction



- mov copies data from one place to another
 - Despite the name "move", it does not remove data from the source
 - e.g., mov rax, rbx
 - Copies the value in rbx (source) into rax (destination)

General forms of mov

POSTECH

- Register to register mov rax, rbx
 - Copies the value in rbx into rax
- Immediate value to register mov rax, 0xdeadbeef
 - Places the immediate value 0xdeadbeef into rax
- Memory to register mov rax, [rbx]
 - Takes the value at memory address stored in rbx and places it in rax
- Register to memory mov [rax], rbx
 - Copies the value in rbx into the memory address pointed to by rax
- Immediate value to memory mov [rax], 0xdeadbeef
 - Places the immediate value 0xdeadbeef at the memory pointed to by rax

lea: Load effective address

POSTECH

 lea computes the address of operand 2 and places the result in operand 1

- Q) rax = ?
- A) rax = 0x5555555555668
- → The address (not the value) is loaded

mov vs. lea

Given: rbp = 0x7ffffffe338

mov rsp, [rbp-0x8]

rsp = value at address 0x7fffffffe330i.e., rsp = *(rbp - 0x8); lea rsp, [rbp-0x8]

rsp = 0x7fffffffe330i.e., rsp = (rbp - 0x8);

Arithmetic operations

Perform addition, subtraction, multiplication, and more

```
add rax, rbx == rax = rax + rbx
sub rax, rcx == rax = rax - rcx
mul rbx
             == rax = rbx * rax (result in rax, overflow in rdx)
div rbx
             == rax = rbx / rax (quotient in rax, remainder in rdx)
inc rax
             == rax = rax + 1
dec rax
             == rax = rax - 1
```


Stack operations

POSTECH

rsp points to the top of the stack

Virtual memory





Stack operations: push

POSTECH

push enlarges the stack

push rax

push [rax]

push 0x11223344

X11223344 Push immediate value

Push the value rax holds

Push the value at the address rax points to

rsp = 0x7fffffffe330 ------ 0x7fffffffe330

Virtual memory stack

Stack operations: push

POSTECH

push enlarges the stack

push rax

push [rax]

push 0x11223344

Push the value rax holds

Push the value at the address rax points to

Push constant value

rsp = 0x7fffffffe328 \longrightarrow 0x7fffffffe328 0x7fffffffe330

Virtual memory 0x44 0x33 0x22 0x11 0x00 0x00 0x00 0x00 stack


Stack operations: push

POSTECH

push equivalence

```
push rax == sub rsp, 8
mov [rsp], rax
```

rsp =
$$0x7fffffffe328$$
 \longrightarrow $0x7fffffffe328$ $0x7fffffffe330$



Stack operations: pop

POSTECH

pop shrinks the stack

pop rax


pop [rax]

Pop the stack top into rax

Pop the stack top into the memory pointed to by rax

rsp =
$$0x7fffffffe328 \longrightarrow 0x7fffffffe328$$

 $0x7fffffffe330$



Stack operations: pop

POSTECH POSTECH


pop shrinks the stack

pop rax
pop [rax]

Pop the stack top into rax

Pop the stack top into the memory pointed to by rax






Stack operations: pop

POSTECH

pop equivalence

```
pop rax == mov rax, [rsp]
add rsp, 8
```

 $rsp = 0x7fffffffe320 \longrightarrow 0x7ffffffe330$ rax = 0x11223344




POSTECH

```
call <label>
```

- push the address to return to
- perform unconditional jmp to <label>
- e.g.,

```
rip => 0x5555555555518d: call <some_func>
    0x555555555555192: mov rax, 0
    ...
```

```
<some_func>
0x5555555555514d: push rbp
0x5555555555514e: mov rbp, rsp
...
0x55555555555184: ret
```




POSTECH

```
call <label>
```

- push the address to return to
- perform unconditional jmp to <label>
- e.g.,

```
<some_func>
0x555555555514d: push rbp
0x555555555514e: mov rbp, rsp
...
0x55555555555184: ret
```




Virtual memory

POSTECH

- call <label>
 - push the address to return to
 - perform unconditional jmp to <label>
 - e.g.,

```
0x55555555518d: call <some_func>
0x55555555555192: mov rax, 0
...
```




POSTECH

```
call <label>
```

- Function prologue usually follows a call
 - push rbp; mov rbp, rsp
- e.g.,


```
0x55555555518d: call <some_func>
0x55555555555192: mov rax, 0
...
```



POSTECH

- call <label>
 - Function prologue usually follows a call
 - push rbp; mov rbp, rsp
 - e.g.,

```
0x55555555518d: call <some_func>
0x55555555555192: mov rax, 0
...
```



POSTECH


```
call <label>
```

- Function prologue usually follows a call
 - push rbp; mov rbp, rsp
- e.g.,

```
0x5555555518d: call <some_func>
0x55555555555192: mov rax, 0
...
```

```
<some_func>
    0x5555555555514d: push rbp
    0x555555555514e: mov rbp, rsp
rip => ...
    0x55555555555184: ret
```

```
rbp, rsp => 0x92
```




Subroutine instructions: leave

POSTECH

· leave undoes the function prologue

Restores the stack to a pre-call state



Subroutine instructions: leave

POSTECH

leave undoes the function prologue

Restores the stack to a pre-call state

```
leave == mov rsp, rbp (1) Clean up the local stack pop rbp (2)
```

```
<some_func>
...
rip => 0x5555555555183: leave
    0x5555555555184: ret
```

```
rbp of outer stack frame
rsp, rbp =>
                0x92 0x51 0x55 0x55 0x55 0x55 0x00 0x00
                                 stack
```

Virtual memory


Subroutine instructions: leave

POSTECH

leave undoes the function prologue

Restores the stack to a pre-call state

```
leave == mov rsp, rbp (1) Clean up the local stack
pop rbp (2) Restore the caller's stack frame
```



Virtual memory


Subroutine instructions: ret

POSTECH

ret

- pop stack top into rip
 - Program re-executes the caller function
- e.g.,

```
0x55555555518d: call <some_func>
0x55555555555192: mov rax, 0
...
```



Subroutine instructions: ret

POSTECH

```
ret
```

- pop stack top into rip
 - Program re-executes the caller function
- e.g.,

```
0x555555555518d: call <some_func>
rip => 0x5555555555555192: mov rax, 0
...
```

```
<some_func>
...
0x55555555555183: leave
0x55555555555184: ret
```

Virtual memory 0x92 0x51 0x55 0x55 0x55 0x55 0x00 0x00 rsp => stack

Implemented using cmp + conditional jump

```
cmp rax, 0xf
je addr
```

```
cmp rax, 0xf
jne addr
```

```
cmp rax, 0xf
jge addr
```

```
if (rax == 15) {
   goto addr;
}
```


```
if (rax != 15) {
  goto addr;
}
```

```
if (rax >= 15) {
  goto addr;
}
```

Q) Where does cmp store the result??

rflags register stores status / control / system flags

POSTPCH



- S Indicates a Status Flag
- C Indicates a Control Flag
- X Indicates a System Flag

Conditional jumps and their conditions



Instruction Mnemonic	Condition (Flag States)	Description
Unsigned Conditional Jumps		
JA/JNBE	(CF or ZF) = 0	Above/not below or equal
JAE/JNB	CF = 0	Above or equal/not below
JB/JNAE	CF = 1	Below/not above or equal
JBE/JNA	(CF or ZF) = 1	Below or equal/not above
JC	CF = 1	Саггу
JE/JZ	ZF = 1	Equal/zero
JNC	CF = 0	Not carry
JNE/JNZ	ZF = 0	Not equal/not zero
JNP/JPO	PF = 0	Not parity/parity odd
JP/JPE	PF = 1	Parity/parity even
JCXZ	CX = 0	Register CX is zero
JECXZ	ECX = 0	Register ECX is zero
Signed Conditional Jumps		
JG/JNLE	((SF xor OF) or ZF) = 0	Greater/not less or equal
JGE/JNL	(SF xor OF) = 0	Greater or equal/not less
JL/JNGE	(SF xor OF) = 1	Less/not greater or equal
JLE/JNG	((SF xor OF) or ZF) = 1	Less or equal/not greater
JNO	OF = 0	Not overflow
JNS	SF = 0	Not sign (non-negative)
JO	OF = 1	Overflow
JS	SF = 1	Sign (negative)

Exercise: Reverse-engineering Lab 02's target binary

Summary

- ELF is a flexible, widely used format that organizes code and data into segments and sections
- Assembly can look intimidating, but it is just a direct mapping of CPU instructions
 - Move and load data (mov, lea)
 - Manipulate the stack (push, pop)
 - Perform arithmetic/logical operations (add, sub, and, xor, etc.)
 - Control flow (call, ret, jmp, cmp)

Coming up next

POSTECH

- Writing malicious assembly code
- Exploiting buffer overflow to alter program's execution flow

Questions?