{"payload":{"header_redesign_enabled":false,"results":[{"id":"24969143","archived":false,"color":"#adb2cb","followers":9,"has_funding_file":false,"hl_name":"pothosware/PothosFPGA","hl_trunc_description":"Pothos FPGA computational offload and buffer integration support","language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":24969143,"name":"PothosFPGA","owner_id":7635898,"owner_login":"pothosware","updated_at":"2015-06-12T00:55:01.906Z","has_issues":true}},"sponsorable":false,"topics":["fpga","stream","xilinx","axi","pothos","pothos-framework"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apothosware%252FPothosFPGA%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/pothosware/PothosFPGA/star":{"post":"wMDZlYkuV9UTMDzFLVYXl2fGTWaB4dHJjHzWJJHPlW6vYUgrYSjyENFehWXgrdlgjH4mQ4wI7umHO7EEnwGTgw"},"/pothosware/PothosFPGA/unstar":{"post":"fBg0YOZbez9jqcE9DengQgPIIby3ysA2BCKP6QtckCOwKDjldun-LVgi86J1awbl3qymcJzwagkF4r94XoN62Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"8Z-kDe1G3i5Y0vgr0Q2dVtFO2os9eboowZEPGHs57t5qZuDQmnYOuFoCXYa44MiU46wWzx6gKN_jkJtjv_BC8Q"}}},"title":"Repository search results"}