


# 4bit binary Adder 구현 (FPGA 프로그래밍)

**Shinwoong Kim** 


# **Integrated Circuit (IC)**

#### Small/medium-scale integration (SSI, MSI)

- ✓ It contains only a few transistors → a few logic gates
- ✓ In case of small size system, it can be designed by the discrete logic gate IC
  - State diagram → state table → K-map → state equation → implement system







\*https://www.instructables.com/Digital-Combination-Lock/


#### **FPGA**

#### Field Programmable Gate Array

✓ Consists of simple programmable logic blocks and massive fabric of interconnection







- -Large number of Logic bocks (LUT, MUX, FF)
- -User programmable interconnection

# **Circuit Compilation**


#### 1. Technology mapping

- 1) Designed by Verilog-HDL
- 2) Logic synthesis (Verilog → logic gates) by SW




#### · 2. Placement

Assign a logical LUT to a physical location




#### 3. Routing


Select wire segments and Switches for interconnection




#### FPGA Board 소개

- Digilent Nexys A7 board
  - ✓ FPGA chip: Xilinx Artix-7





- 1) Top 모듈 설계 (LabAdd4bit.v)
  - √ 4bit adder: Binary\_4bit\_Adder.v
  - √ 7-segment display decoder: Dsp7Seg.v



- 1) Top 모듈 설계 (LabAdd4bit.v)
  - √ 4bit adder: Binary\_4bit\_Adder.v
  - √ 7-segment display decoder: Dsp7Seg.v


```
rimescale lns / lps
module LabAdd4bit( A, B, clk, rst, AN, Seg );
input [3:0] A;
input [3:0] B;
input clk, rst;
output [7:0] AN;
output [7:0] Seg;

wire [3:0] carry, sum;
assign carry[3:1]=3'b000;
Binary_4bit_Adder U1 (.A(A), .B(B), .C(carry[0]), .Y(sum));
Dsp7Seg U2 (.X0(A), .X1(B), .X2(carry), .X3(sum), .clk(clk), .rst(rst), .AN(AN), .dsp(Seg));
endmodule
```

/

#### • 2) Pin constraint 작성

- ✓ Constraint 선택 → Add sources
- ✓ Design in/out port를 보드 pin 정보에 맞추어 mapping 필요
  - xdc file 작성
  - https://github.com/Digilent/digilent-xdc/




#### • 2) Pin constraint 작성

✓ Design in/out port를 보드 pin 정보에 맞추어 mapping 필요

D:/1\_work/Xilinx\_work/basic\_circuit\_experiment/basic\_circuit\_experiment.srcs/constrs\_1/new/LabAdd4bit\_const.xdc

```
★ → X ■ ■ X // ■ Q
    set_property -dict { PACKAGE PIN E3
                                         IOSTANDARD LVCMOS33 } [get_ports { clk }]; #/O L12P T1 MRCC 35 Sch=clk100mhz
    set_property -dict { PACKAGE_PIN N17 | IOSTANDARD LVCMOS33 } [get_ports { rst }]: #10 L9P T1 DQS 14 Sch=btnc
    # input A
                                         IOSTANDARD LYCMOS33 } [get ports { A[O] }]; #10 L12N T1 MRCC 14 Sch=sw[4]
 6 ! set property -dict { PACKAGE PIN R17
                                         IOSTANDARD LVCMOS33 } [get_ports { A[1] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
 7 set_property -dict { PACKAGE_PIN T18
 8 | set_property -dict { PACKAGE PIN U18
                                         IOSTANDARD LVCMOS33 } [get_ports { A[2] }]; #10 L17N T2 A13 D29 14 Sch=sw[6]
    set_property -dict { PACKAGE PIN R13
                                         | IOSTANDARD LVCMOS33 | [get_ports { A[3] }]; #10 L5N T0 D07 14 Sch=sw[7]
   # input B
                                         | IOSTANDARD LVCMOS33 | [get_ports { B[0] }]; #10 L24N T3 RS0 15 Sch=sw[0]
12 : set_property -dict { PACKAGE PIN J15
   set_property -dict { PACKAGE_PIN L16
                                         IOSTANDARD LVCMOS33 } [get_ports { B[1] }]; #10_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
14 | set_property -dict { PACKAGE_PIN M13
                                         IOSTANDARD LVCMOS33 } [get_ports { B[2] }]; #IO_L6N_TO_D08_VREF_14 Sch=sw[2]
                                         IOSTANDARD LYCMOS33 } [get_ports { B[3] }]; #10 L13N T2 MRCC 14 Sch=sw[3]
    set_property -dict { PACKAGE PIN R15
16
17 : # output AN
IOSTANDARD LVCMOS33 } [get_ports { AN[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
19 set_property -dict { PACKAGE_PIN J18
                                         IOSTANDARD LVCMOS33 } [get_ports { AN[2] }]; #10 L24P T3 A01 D17 14 Sch=an[2]
20 | set_property -dict { PACKAGE PIN T9
21 : set_property -dict { PACKAGE_PIN J14
                                         IOSTANDARD LVCMOS33 } [get_ports { AN[3] }]; #10_L19P_T3_A22_15 Sch=an[3]
22 set property -dict { PACKAGE PIN P14
                                         IOSTANDARD LVCMOS33 } [get_ports { AN[4] }]; #10_L8N_T1_D12_14 Sch=an[4]
                                         IOSTANDARD LVCMOS33 } [get_ports { AN[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
23 | set_property -dict { PACKAGE_PIN T14
                                         IOSTANDARD LVCMOS33 } [get_ports { AN[6] }]; #10_L23P_T3_35 Sch=an[6]
    set_property -dict { PACKAGE_PIN K2
    set_property -dict { PACKAGE_PIN U13
                                         IOSTANDARD LVCMOS33 } [get_ports { AN[7] }]; #IO_L23N_T3_AO2_D18_14 Sch=an[7]
26
27 : # output Seg
28 set_property -dict { PACKAGE_PIN T10
                                         IOSTANDARD LYCMOS33 } [get ports { Seg[6] }]; #10 L24N T3 A00 D16 14 Sch=ca
                                         IOSTANDARD LVCMOS33 } [get_ports { Seg[5] }]; #10_25_14 Sch=cb
29 | set_property -dict { PACKAGE_PIN R10
30 : set_property -dict { PACKAGE PIN K16
                                          IOSTANDARD LVCMOS33 } [get_ports { Seg[4] }]; #10_25_15 Sch=cc
                                         IOSTANDARD LVCMOS33 } [get_ports { Seg[3] }]; #10_L17P_T2_A26_15 Sch=cd
   set_property -dict { PACKAGE_PIN K13
32 | set_property -dict { PACKAGE_PIN P15
                                         IOSTANDARD LVCMOS33 } [get_ports { Seg[2] }]: #10_L13P_T2_MRCC_14 Sch=ce
    set_property -dict { PACKAGE PIN T11
                                         | IOSTANDARD LVCMOS33 | [get_ports { Seg[1] }]; #10 L19P T3 A10 D26 14 Sch=cf
34 set_property -dict { PACKAGE_PIN L18
                                         IOSTANDARD LVCMOS33 } [get_ports { Seg[0] }]; #10_L4P_T0_D04_14 Sch=cg
35 set_property -dict { PACKAGE_PIN H15
                                        IOSTANDARD LVCMOS33 } [get_ports { Seg[7] }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
```

- 3) Implementation
  - ✓ Synthesis, please & routing



기초회로 및 논리실습 Handong Global Univ.

- 4) Generate Bitstream
  - ✓ .bit file generation
- ✓ SYNTHESIS
  - Run Synthesis
  - > Open Synthesized Design
- ✓ IMPLEMENTATION
  - Run Implementation
  - > Open Implemented Design
- ▼ PROGRAM AND DEBUG
  - ♣ Generate Bitstream
    - > Open Hardware Manager

#### • 5) Program Device

- ✓ Open Hardware Manager → Open Target
- ✓ Program Device

