
# Lab#3 Report

台科大 M11207002 陳泊佑

## Block diagram




## • Describe operation

# I. How to receive data-in and tap parameters and place into SRAM Tap-parameters


當 awvalid 跟 wvalid 等於 1 時,準備要把 tap 寫入。

當 tap EN=1 與 tap WE=4'hF 時,會將 wdata 寫進去 awaddr 的位置。



#### data-in

input 透過 stream 傳進來,並先用一個 fifo 來存取 data,要讀資料時,當要讀 data 時,data\_EN=1 與 data\_WE=4'hF,就會開始將 ss\_tdata 寫進去 data\_A 的位置。



#### II. How to access shiftram and tapRAM to do computation


為了不動讀取到的 RAM 位置,這裡選擇控制 tap\_addr 跟 data\_addr 來讓它們相

乘,下面以 data:1,2,3,4,5 以及 tap:-1,3,-1 來做示範

clock


data: 1,2,3,4,5 tap:-1,3,-1

data - ram - address 100 clock 1 012 tap\_ram\_address -1 3 -1 120 clock 1 012 123 clock 1 270 423 clock 1 012 543 clock 1 210



#### III. How ap done is generated?


當 ss\_tlast 和 sm\_tlast 都為 1 後, ap\_done=2 跳起來,故這邊會把 state = 2'b10。



//code

```
parameter ap_done = 2;
reg [1:0] state;
wire stream prepared;
reg ap_start_sig;
       sm_tlast_r;
       ss_finish_r;
       ss_finish;
always @( posedge axis_clk ) begin
   if ( !axis_rst_n ) begin
       state <= ap_idle;
           ap_idle: begin
                if(stream_prepared && ap_start_sig)
                   state <= ap_start;</pre>
                sm_tlast_r <= 0;</pre>
            ap_start: begin
                if(ss_finish && sm_tlast)
                  state <= ap_done;
                if(ss_finish && !ctrl_tap_valid)
                   sm_tlast_r <= 1;</pre>
            end
```

### Resource usage



## Timing report


I. Try to synthesize the design with maximum frequency





#### II. Slack



#### III. longest path









#### • Simulation Waceform


**1.**ap idle =1 → state = 0 , 開始輸入 tap。




2.testbench 開始檢查 tap。




**3.**收到 ap\_star\_sig 訊號開始做運算, state = 2'b01。



4.state = 2'b01 後,會開始將 ss\_tdata 寫入至 RAM,並且 ctrl\_tap\_ready = 1(下圖中紅色框框),接著控制模組開始輸出對應的 tap\_addr 與 data addr,之後再 RAM 讀出數值做相乘。



5. 當 ss\_tlast 和 sm\_tlast 都為 1 後, ap\_done=2 跳起來,故這邊會把 state = 2'b10。



### • observed & learned

Lab3的作業很具有挑戰性,我們花了許多天討論才討論出處理資料的方式,特別是把資料從 RAM 讀出來做相乘,這邊需要寫控制訊號來控制,我覺得也是最難的部分,所幸最後有想出辦法,但最後用到的 LUT 以及 FF 也還是很多,還要另找方法來解決,上課時有聽老師分享其他學校同學的方法,感覺可以試試看!!