Instruction Set

Architecture

32 Bits CPU Based on MIPS

Table of Contents

[Instructions 2](#_Toc126100985)

[I)R-Type instructions 2](#_Toc126100986)

[II)I-Type Instruction 2](#_Toc126100987)

[Computational 2](#_Toc126100988)

[Load & Store 2](#_Toc126100989)

[Branch 2](#_Toc126100990)

[III)J-Type 3](#_Toc126100991)

[Signals of Control Unit 4](#_Toc126100992)

[R-Type Signals 4](#_Toc126100993)

[I-Type Computational 4](#_Toc126100994)

[I-Type Load & Store 5](#_Toc126100995)

[I-Type Branch 5](#_Toc126100996)

[Jump 5](#_Toc126100997)

# Instructions

## I)R-Type instructions

|  |  |  |  |
| --- | --- | --- | --- |
| Instruction | opcode | format | **ALUop** |
| add | 100000 | 000000-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx | **00000** |
| sub | 100001 | 000001-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx | **00001** |
| mul | 100010 | 000010-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx | **00010** |
| div | 100011 | 000011-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx | **00011** |
| or | 100100 | 000100-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx | **00100** |
| and | 100101 | 000101-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx | **00101** |

## II)I-Type Instruction

|  |  |  |  |
| --- | --- | --- | --- |
| Instruction | opcode | format | **ALUop** |
| addi | 000110 | 000110-xxxxx-xxxxx-xxxxxxxxxxxxxxxx | **00000** |
| subi | 000111 | 000111-xxxxx-xxxxx-xxxxxxxxxxxxxxxx | **00001** |
| muli | 001000 | 001000-xxxxx-xxxxx-xxxxxxxxxxxxxxxx | **00010** |
| divi | 001001 | 001001-xxxxx-xxxxx-xxxxxxxxxxxxxxxx | **00011** |
| ori | 001010 | 001010-xxxxx-xxxxx-xxxxxxxxxxxxxxxx | **00100** |
| andi | 001011 | 001011-xxxxx-xxxxx-xxxxxxxxxxxxxxxx | **00101** |

### Computational

### Load & Store

|  |  |  |  |
| --- | --- | --- | --- |
| Instruction | opcode | format | **ALUop** |
| lw | 001100 | 000110-xxxxx-xxxxx-xxxxxxxxxxxxxxxx | **00000** |
| sw | 001101 | 001101-xxxxx-xxxxx-xxxxxxxxxxxxxxxx | **00000** |

### Branch

|  |  |  |  |
| --- | --- | --- | --- |
| Instruction | opcode | format | **ALUop** |
| beq | 001110 | 001110-xxxxx-xxxxx-xxxxxxxxxxxxxxxx | **00001** |

## III)J-Type

|  |  |  |  |
| --- | --- | --- | --- |
| Instruction | opcode | format | **ALUop** |
| jump | 001111 | 001111-xxxxxxxxxxxxxxxxxxxxxxxxxx | **X** |

# Signals of Control Unit

## R-Type Signals

|  |  |
| --- | --- |
| instruction | R-Type |
| RegDs | 1 |
| AluSrc | 0 |
| RgWrite | 1 |
| jump | 0 |
| Branch | 0 |
| MemWrite | 0 |
| MemRead | 0 |
| MemToReg | 0 |
| ExOp | X |

## I-Type Computational

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| instruction | addi | subi | muli | divi | ori | andi |
| RegDs | 0 | 0 | 0 | 0 | 0 | 0 |
| AluSrc | 1 | 1 | 1 | 1 | 1 | 1 |
| RgWrite | 1 | 1 | 1 | 1 | 1 | 1 |
| jump | 0 | 0 | 0 | 0 | 0 | 0 |
| Branch | 0 | 0 | 0 | 0 | 0 | 0 |
| MemWrite | 0 | 0 | 0 | 0 | 0 | 0 |
| MemToReg | 0 | 0 | 0 | 0 | 0 | 0 |
| ExOp | 0 | 0 | 0 | 0 | 0 | 0 |
| ALuOp | 00000 | 00001 | 00010 | 00011 | 00100 | 00101 |

## I-Type Load & Store

|  |  |  |
| --- | --- | --- |
| instruction | lw | sw |
| RegDs | 0 | Don’t care |
| AluSrc | 1 | 1 |
| RgWrite | 1 | 0 |
| jump | 0 | 0 |
| Branch | 0 | 0 |
| MemWrite | 0 | 1 |
| MemRead | 1 | 0 |
| MemToReg | 1 | Don’t care |
| ExOp | 1 | 1 |
| AluOP | 00000 | 00000 |

## I-Type Branch

|  |  |
| --- | --- |
| instruction | beq |
| RegDs | Don’t care |
| AluSrc | 0 |
| RgWrite | 0 |
| jump | 0 |
| Branch | 1 |
| MemWrite | 0 |
| MemToReg | Don’t care |
| ExOp | Don’t care |
| ALuOp | 00001 |

## Jump

|  |  |
| --- | --- |
| instruction | jump |
| RegDs | 0 |
| AluSrc | 0 |
| RgWrite | 0 |
| jump | 1 |
| Branch | 0 |
| MemWrite | 0 |
| MemToReg | 0 |
| ExOp | 0 |
| ALuOp | Don’t care |