Instruction Set

Architecture

32 Bits CPU Based on MIPS

Contents

[Instructions 2](#_Toc124885431)

[I)R-Type instructions 2](#_Toc124885432)

[II)I-Type Instruction 3](#_Toc124885433)

[Computational 3](#_Toc124885434)

[Load & Store 3](#_Toc124885435)

[Branch 3](#_Toc124885436)

[III)J-Type 4](#_Toc124885437)

[Signals of Control Unit 5](#_Toc124885438)

[R-Type Signals 5](#_Toc124885439)

[I-Type Computational 6](#_Toc124885440)

[I-Type Load & Store 7](#_Toc124885441)

[I-Type Branch 8](#_Toc124885442)

[Jump 9](#_Toc124885443)

# Instructions

## I)R-Type instructions

|  |  |  |
| --- | --- | --- |
| Instruction | opcode | format |
| add | 000000 | 000000-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx |
| sub | 000001 | 000001-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx |
| mul | 000010 | 000010-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx |
| div | 000011 | 000011-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx |
| or | 000100 | 000100-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx |
| and | 000101 | 000101-xxxxx-xxxxx-xxxxx-xxxxxxxxxxx |

## II)I-Type Instruction

### Computational

|  |  |  |
| --- | --- | --- |
| Instruction | opcode | format |
| addi | 000110 | 000110-xxxxx-xxxxx-xxxxxxxxxxxxxxxx |
| subi | 000111 | 000111-xxxxx-xxxxx-xxxxxxxxxxxxxxxx |
| muli | 001000 | 001000-xxxxx-xxxxx-xxxxxxxxxxxxxxxx |
| divi | 001001 | 001001-xxxxx-xxxxx-xxxxxxxxxxxxxxxx |
| ori | 001010 | 001010-xxxxx-xxxxx-xxxxxxxxxxxxxxxx |
| andi | 001011 | 001011-xxxxx-xxxxx-xxxxxxxxxxxxxxxx |

### Load & Store

|  |  |  |
| --- | --- | --- |
| Instruction | opcode | format |
| lw | 001100 | 000110-xxxxx-xxxxx-xxxxxxxxxxxxxxxx |
| sw | 001101 | 001101-xxxxx-xxxxx-xxxxxxxxxxxxxxxx |

### Branch

|  |  |  |
| --- | --- | --- |
| Instruction | opcode | format |
| beq | 001110 | 001110-xxxxx-xxxxx-xxxxxxxxxxxxxxxx |

## III)J-Type

|  |  |  |
| --- | --- | --- |
| Instruction | opcode | format |
| jump | 001111 | 001111-xxxxxxxxxxxxxxxxxxxxxxxxxx |

# Signals of Control Unit

## R-Type Signals

|  |  |
| --- | --- |
| instruction | R-Type |
| RegDs | 1 |
| AluSrc | 0 |
| RgWrite | 1 |
| jump | 0 |
| Branch | 0 |
| MemWrite | 0 |
| MemRead | 0 |
| MemToReg | 0 |
| ExOp | X |

## I-Type Computational

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| instruction | addi | subi | muli | divi | ori | andi |
| RegDs | 0 | 0 | 0 | 0 | 0 | 0 |
| AluSrc | 1 | 1 | 1 | 1 | 1 | 1 |
| RgWrite | 1 | 1 | 1 | 1 | 1 | 1 |
| jump | 0 | 0 | 0 | 0 | 0 | 0 |
| Branch | 0 | 0 | 0 | 0 | 0 | 0 |
| MemWrite | 0 | 0 | 0 | 0 | 0 | 0 |
| MemToReg | 0 | 0 | 0 | 0 | 0 | 0 |
| ExOp | 0 | 0 | 0 | 0 | 0 | 0 |
| ALuOp | 000000 | 000001 | 000010 | 000011 | 000100 | 000101 |

## I-Type Load & Store

|  |  |  |
| --- | --- | --- |
| instruction | lw | sw |
| RegDs | 0 | Don’t care |
| AluSrc | 1 | 1 |
| RgWrite | 1 | 0 |
| jump | 0 | 0 |
| Branch | 0 | 0 |
| MemWrite | 0 | 1 |
| MemRead | 1 | 0 |
| MemToReg | 1 | Don’t care |
| ExOp | 1 | 1 |
| AluOP | 000000 | 000000 |

## I-Type Branch

|  |  |
| --- | --- |
| instruction | beq |
| RegDs | Don’t care |
| AluSrc | 0 |
| RgWrite | 0 |
| jump | 0 |
| Branch | 1 |
| MemWrite | 0 |
| MemToReg | Don’t care |
| ExOp | Don’t care |
| ALuOp | 000001 |

## Jump

|  |  |
| --- | --- |
| instruction | jump |
| RegDs | 0 |
| AluSrc | 0 |
| RgWrite | 0 |
| jump | 1 |
| Branch | 0 |
| MemWrite | 0 |
| MemToReg | 0 |
| ExOp | 0 |
| ALuOp | Don’t care |