


Reference Summary





Reference Summary

Eleventh Edition (September, 2019)

This revision differs from the previous edition by containing instructions related to the facilities marked by a bar under "Facility" in "Preface" and minor corrections and clarifications. Changes are indicated by a bar in the margin.

References in this publication to IBM® products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM's program product may be used. Any functionally equivalent program may be used instead.

Additional copies of this and other IBM publications may be ordered or downloaded from the IBM publications web site at http://www.ibm.com/support/documentation.

Please direct any comments on the contents of this publication to:

Internet e-mail: mhvrcfs@us.ibm.com

IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 2001-2019. All rights reserved.

US Government Users Restricted Rights — Use, duplication, or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.

Preface

This publication is intended primarily for use by z/Architecture™ assembler-language application programmers. It contains basic machine information summarized from the IBM z/Architecture Principles of Operation (SA22-7832), about the IBM z Systems™ processors. It also contains frequently used information from IBM ESA/390 Common I/O-Device Commands and Self Description (SA22-7204), IBM System/370 Extended Architecture Interpretive Execution (SA22-7095), The Load-Program-Parameter and the CPU-Measurement Facilities (SC23-2260), and IBM High Level Assembler for z/OS, z/VM & z/VSE Language Reference (SC26-4940). This publication will be updated from time to time. However, the above publications and others cited in this publication are the authoritative reference sources and will be first to reflect changes.

The following instructions may be uninstalled or not available on a particular model:

ASN-and-LX-reuse EPAIR, ESAIR, PTI, SSAIR

Compare-and-swap-and-store CSST
Configuration-topology PTF
Constrained-transactional-execution TBEGINC
DAT-enhancement 1 CSPG, IDTE
DAT-enhancement 2 LPTEA

Decimal-floating-point ADTR, AXTR, CDGTR, CDTR, CDUTR, CEDTR, CEXTR, CGDTR, CGXTR, CSDTR, CSXTR, CUDTR, CUXTR, CXGTR, CXTR, CXTR, CXTR, CUXTR, DXTR, EEDTR, EEXTR, ESDTR, ESXTR, FIDTR, FIXTR,

IEDTR, IEXTR, KDTR, KXTR, LDETR, LDXTR, LEDTR, LTDTR, LTXTR, LXDTR, MDTR, MXTR, QADTR, QAXTR, RBDTR, RRXTR, SDTR, SLDT, SLXT, SRDT, SRXT, SXTR, TDCDT, TDCET, TDCXT, TDGDT, TDGET, TDGXT

DEFLATE-conversion DFLTCC
DFP-rounding SRNMT

DFP-packed-conversion CDPT, CPDT, CPXT, CXPT DFP-zoned-conversion CDZT, CXZT, CZDT, CZXT

Distinct-operands AGHIK, AGRK, AHIK, ALGRK, ALHSIK, ALRK, ARK, NGRK, NRK, OGRK, ORK, SGRK, SLAK, SLGRK,

SLLK, SLRK, SRAK, SRK, SRLK, XGRK, XRK

 Enhanced-DAT 1
 PFMF

 Enhanced-DAT 2
 CRDTE

 Execute-extensions
 EXRL

Execution-hint BPP, BPRP, NIAI Expanded-storage PGIN, PGOUT

Extended-immediate AFI, AGFI, ALFI, ALGFI, CFI, CGFI, CLFI, CLGFI,

FLOGR, IIHF, IILF, LBR, LGBR, LGHR, LGFI, LHR, LLC, LLCR, LLGCR, LLGHR, LLH, LLHR, LLIHF, LLILF, LT, LTG, NIHF, NILF, OIHF, OIHF, SLFI, SLGFI, XIHF, XILF

Extended-translation 2 CLCLU, MVCLU, PKA, PKU, TP, TROO, TROT, TRTO,

TRTT, UNPKA, UNPKU

Extended-translation 3 CU14, CU24, CU41, CU42, SRSTU, TRTR

Extract-CPU-time ECTG

Floating-point-extension ADTRA, AXTRA, CDFBRA, CDFTR, CDGBRA, CDG-

TRA, CDLFBR, CDLFTR, CDLGBR, CDLGTR, CEFBRA, CEGBRA, CELFBR, CELGBR, CFDBRA, CFDTR, CFEBRA, CFXBRA, CFXRR, CGLBRA, CGDBRA, CGBRA, CGKBRA, CGXBRA, CGXBRA, CGXBRA, CGXBRA, CGXBRA, CGXBRA, CLGXBR, CLFXBR, CLFXBR, CLGXTR, CXFBRA, CXFTR, CXGBRA, CXGTRA, CXLFBR, CXLFTR, CXGBRA, CXGTRA, CXLFBR, CXLFTR, CXLGBR, CXLGTR, DDTRA, DXTRA, FIDBRA, FIEBRA, FIXBRA, LDXBRA, LEDBRA

LEXBRA, MDTRA, MXTRA, SDTRA, SRNMB, SXTRA

Floating-point-support-sign-handling CPSDR, LCDFR, LNDFR, LPDFR

FPR-GR-transfer LDGR, LGDR

Instruction Facility

General-instructions-extension ASI, AGSI, ALSI, ALGSI, CRB, CGRB, CRJ, CGRJ, CRT, CGRT, CGH, CHHSI, CHSI, CGHSI, CHRL, CGHRL, CIB.

> CGIB, CIJ, CGIJ, CIT, CGIT, CLRB, CLGRB, CLRJ, CLGRJ, CLRT, CLGRT, CLHHSI, CLFHSI, CLGHSI, CLIB, CLGIB, CLIJ, CLGIJ, CLFIT, CLGIT, CLRL, CLHRL, CLGRL, CLGHRL, CLGFRL, CRL, CGRL, CGFRL, ECAG, LAEY, LTGF, LHRL, LGHRL, LLHRL, LLGHRL, LLGFRL, LRL, LGRL, LGFRL, MVHHI, MVHI, MVGHI, MFY, MHY, MSFI, MSGFI, PFD, PFDRL, RNSBG, RXSBG, RISBG, ROSBG, STHRL, STRL, STGRL

LGG, LGSC, LLGFSG, STGSC Guarded storage

MAD, MADR, MAE, MAER, MSD, MSDR, MSE, MSER HFP-multiply-and-add/subtract

MAY, MAYR, MAYH, MAYHR, MAYL, MAYLR, MY, MYH, HFP-unnormalized extensions

MYL, MYR, MYHR, MYLR

AHHHR, AHHLR, AIH, ALHHHR, ALHHLR, ALSIH, High-word ALSIHN, BRCTH, CHF, CHHR, CHLR, CIH, CLHF

CLHHR, CLHLR, CLIH, LBH, LHH, LFH, LLCH, LLHH, RISBHG, RISBLG, SHHHR, SHHLR, SLHHHR, SLHHLR, STCH, STHH, STFH

LEAS SEASE

IEEE-exception-simulation

Insert-reference-bits-multiple facility

LAA, LAAG, LAAL, LAALG, LAN, LANG, LAO, LAOG, Interlocked-access

LAX, LAXG, LPD, LPDG

LAT, LFHAT, LGAT, LLGFAT, LLGTAT Load-and-trap

IRRM

Load-and-zero-rightmost-byte LLZRGF, LZRF, LZRG

Load/store-on-condition facility 1 LOC, LOCG, LOCGR, LOCR, STOC, STOCG

LOCFH, LOCFHR, LOCGHI, LOCHHI, LOCHI, STOCFH Load/store-on-condition facility 2 Long displacement AHY, ALY, AY, CDSY, CHY, CLIY, CLMY, CLY, CSY, CVBY,

CVDY, CY, ICMY, ICY, LAMY, LAY, LB, LDY, LEY, LGB, LHY, LMY, LRAY, LY, MSY, MVIY, NIY, NY, OIY, OY, SHY, SLY, STAMY, STCMY, STCY, STDY, STEY, STHY, STMY,

STY, SY, TMY, XIY, XY

Message-security-assist KM, KMC, KIMD, KLMD, KMAC

Message-security-assist extension 3 **PCKMO**

Message-security-assist extension 4 KMCTR, KMF, KMO, PCC

PRNO Message-security-assist extension 5 ΚΜΔ Message-security-assist extension 8 KDSA Message-security-assist extension 9

Miscellaneous-instruction-extensions 1 CLT, CLGT, RISBGN

Miscellaneous-instruction-extensions 2 AGH, BIC, MG, MGH, MGRK, MSC, MSGC, MSGRKC,

MSRKC, SGH

MVCRL, NCGRK, NCRK, NNGRK, NNRK, NOGRK, Miscellaneous-instruction-extensions 3

NORK, NXGRK, NXRK, OCGRK, OCRK, SELFHR,

SELGR. SELR

Move-with-optional-specifications MVCOS Parsing-enhancement TRTE, TRTRE Perform-floating-point-operation PFPO Population-count POPCNT Processor-assist PPA Reset-reference-bits-multiple RRRM Store-clock fast STCKF

Store-facility-list extended STFLE TOD-clock steering PTFF

ETND, NTSTG, TABORT, TBEGIN, TEND Transactional-execution

TPFI Test-pending-external-interruption

Facility

Vector-facility-for-z/Architecture

Instruction

LCBB, VA, VAC, VACC, VACCC, VAVG, VAVGL, VCDG, VCDLG, VCEQ, VCGD, VCH, VCHL, VCKSM, VCLGD, VCLZ, VCTZ, VEC, VECL, VERIM, VERLL, VERLLV, VESL, VESLV, VESRA, VESRAV, VESRL, VESRLV, VFA, VFAE, VFCE, VFCH, VFCHE, VFD, VFEE, VFENE, VFI, VFLL, VFLR, VFM, VFMA, VFMS, VFPSO, VFS, VFSQ, VFTCI, VGBM, VGEF, VGEG, VGFM, VGFMA, VGM, VISTR, VL, VLBB, VLC, VLEB, VLEF, VLEG, VLEH, VLEIB, VLEIF, VLEIG, VLEIH, VLGV, VLL, VLLEZ, VLM, VLP, VLR, VLREP, VLVG, VLVGP, VMAE, VMAH, VMAL, VMALE, VMALH, VMALO, VMAO, VME, VMH, VML, VMLE, VMLH, VMLO, VMN, VMNL, VMO, VMRH, VMRL, VMX, VMXL, VN, VNC, VNO, VO, VPDI, VPERM, VPK, VPKLS, VPKS, VPOPCT, VREP, VREPI, VS, VSBCBI, VSBI, VSCBI, VSCEF, VSCEG, VSEG, VSEL, VSL, VSLB, VSLDB, VSRA, VSRAB, VSRL, VSRLB, VST VSTEB, VSTEF, VSTEG, VSTEH, VSTL, VSTM, VSTRC, VSUM, VSUMG, VSUMQ, VTM, VUPH, VUPL, VUPLH, VUPLL, VX, WFC, WFK

Vector-enhancements facility 1

VBPERM, VFMAX, VFMIN, VFNMA, VFNMS, VMSL, VNN, VNX, VOC

Vector-enhancements facility 2

VLBR, VLBRREP, VLEBRF, VLEBRG, VLEBRH, VLER, VLLEBRZ, VSLD, VSRD, VSTBR, VSTEBRF, VSTEBRG, VSTEBRH, VSTER, VSTRS

Vector-packed-decimal

VAP, VCP, VCVB, VCVBG, VCVD, VCVDG, VDP, VLIP, VMP, VMSP, VPKZ, VPSOP, VRP, VSDP, VSRP, VSP, VTP, VUPKZ, VLRLR, VLRL, VSTRLR, VSTRL

For information about Enterprise Systems Architecture/390[®] (ESA/390™) architecture, refer to IBM Enterprise Systems Architecture/390 Principles of Operation, SA22-7201, and IBM Enterprise Systems Architecture/390 Reference Summary, SA22-7209

Note: IBM, IBM Z, z/Architecture, eServer, zSeries, z Systems, Enterprise Systems Architecture/390, and ESA/390 are trademarks or registered trademarks of the International Business Machines Corporation in the United States, other countries, or both.


Contents


Preface	. iii
Contents	
Machine Instruction Formats	. 1
Machine Instructions by Mnemonic	. 7
Machine Instructions by Operation Code	29
Condition Codes	
Assembler Instructions	41
CNOP Alignment	
Extended-Mnemonic Instructions for Branch on Condition and	
Branch Indirect on Condition	42
Extended-Mnemonic Instructions for Relative-Branch Instructions	
Extended-Mnemonic Suffixes for Compare-and-Branch, and	
Compare-and-Trap Instructions	43
Extended-Mnemonic Suffixes for Load/Store-on-Condition	70
Instructions	12
Extended-Mnemonic Suffixes for Rotate-Then-Insert / AND / OR /	
Exclusive OR-Selected-Bits Instructions	
Extended-Mnemonics for Vector-Facility Instructions	
Summary of Constants	
Assigned Storage Locations	
External-Interruption Codes	
Program-Interruption Codes	
Data-Exception Code (DXC)	
Vector-Exception Code (VXC)	
PER Code, ATMID, and Al	
Translation-Exception Identification	
Machine-Check Interruption Code	50
External-Damage Code	
Facility Indications	51
Control Registers	53
Floating-Point-Control (FPC) Register	55
Program-Status Word (PSW)	56
z/Architecture PSW	56
Short-Format PSW	56
Dynamic Address Translation	57
Virtual-Address Format	57
Address-Space-Control Element (ASCE)	
Region-Table or Segment-Table Designation (RTD or STD)	
Real-Space Designation (RSD)	
Table Values	
Region-Table Entry (RTE)	
Segment-Table Entry (STE, FC=0)	58
Segment-Table Entry (STE, FC=1)	58
Page-Table Entry (PTE)	
ASN Translation.	
Address-Space Number (ASN)	
ASN-First-Table Entry	
ASN-Second-Table Entry (ASTE)	
PC-Number Translation	00
Program-Call Number (20-Bit)	
Program-Call Number (32-Bit, Bit 44=0)	
Program-Call Number (32-Bit, Bit 44=1)	60

Linkage-Table Entry (LTE)	60
Linkage-First-Table Entry (LFTE)	61
Linkage-Second-Table Entry (LSTE)	61
Entry-Table Entry (ETE)	61
Access-Register Translation	62
Access-List-Entry Token (ALET)	62
Dispatchable-Unit-Control Table (DUCT)	62
Access-List Entry (ALE)	63
Linkage-Stack Entries	63
Entry Descriptor	63
Header Entry (Entry Type 0001001)	64
Trailer Entry (Entry Type 0001010)	64
Branch State Entry (Entry Type 0001100) and	
Program-Call State Entry (Entry Type 0001101)	64
Trapping	
Trap Control Block	65
Trap Save Area	66
Trace-Entry Formats	67
Identification of Trace Entries	
Branch	68
Branch in Subspace Group (if ASN Tracing on)	68
Mode Switch	69
Mode-Switching Branch	69
Program Call	69
Program Return	
Program Transfer	72
Set Secondary ASN	72
Trace	72
Operand of Store Clock and Store Clock Fast	
Operand of Store Clock Extended	73
Transaction Diagnostic Block (TDB)	74
Guarded-Storage Facility Registers and Parameters	
Guarded-Storage-Designation (GSD) Register	75
Guarded-Storage Control Block	75
Guarded-Storage-Event Parameter List	
Operation-Request Block (ORB)	
Command-Mode ORB	76
Transport-Mode ORB	
Channel-Command Word (CCW)	
Format-0 CCW	
Format-1 CCW	
Indirect-Data-Address Word (IDAW)	
Format-1 IDAW	
Format-2 IDAW	
Modified-CCW-Indirect-Data-Address Word (MIDAW)	
Transport Control Word (TCW)	
Transport-Indirect-Data-Address Word (TIDAW)	
Transport Command Control Block (TCCB)	
Transport Command Area Header (TCAH)	
Device-Command Word (DCW)	
Transport Command Area Trailer (TCAT)	
CBC-Offset Block (COB)	
Transport Status Block (TSB)	82

I/O-Status TSA 8	32
Device-Detected-Program-Check TSA	33
Interrogate TSA	34
Subchannel-Information Block (SCHIB)	35
Path-Management-Control Word (PMCW) 8	35
Interruption-Response Block (IRB)	
Command-Mode Subchannel-Status Word (SCSW)8	36
Transport-Mode Subchannel-Status Word (SCSW) 8	
Extended-Status Word (ESW)	38
Format-0 ESW8	
Format-0 ESW Word 0 (Subchannel Logout) 8	
Format-0 ESW Word 1 (Extended-Report Word)	
Format-1 ESW Word 0	
Format-2 ESW Word 0 ¹	39
Format-3 ESW Word 0 ¹	
Information Stored in ESW	
Extended-Control Word (ECW)	
Extended-Measurement Word9	
Format 0 Measurement Block	
Format 1 Measurement Block	
Channel-Report Word (CRW)	
Error-Recovery Codes	
Reporting Source9	
I/O Command Codes9) 3
Standard Command-Code Assignments	
(CCW and DCW Bits 0-7)	
Standard Meanings of Bits of First Sense Byte	
Powers of 2 and 16	
Character Assignments	
Additional ISO-8 Control Character Representations	
Formatting Character Representations	
Two-Character BSC Data Link Controls	
Commonly Used Editing Pattern Characters	
ANSI-Defined Printer Control Characters	
ANOLDONICU I IIIICI OUIIIUI OHAIAUICIS 10	, ,

Machine Instruction Formats





RSY-b	Op Code	R ₁	M ₃	B ₂		DL ₂	32	H ₂	Op Coo	de
	0	8	12	16	20		32		40	47
RX-a	Op Code	R ₁	Х2	B ₂		D ₂				
	0	8	12	16	20		31			
RX-b	Op Code	M ₁	X ₂	B ₂		D ₂				
	0	8	12	16	20		31			
RXE	Op Code	R ₁	X ₂	B ₂		D ₂	M ₃ ‡	////	Op Coo	de
	0	8	12	16	20		32	36	40	47
RXF	Op Code	R ₃	X ₂	B ₂		D ₂	R ₁	////	Op Coo	de
	0	8	12	16	20		32	36	40	47
RXY-a	Op Code	R ₁	X ₂	B ₂		DL ₂	D	H ₂	Op Coo	de
	0	8	12	16	20		32		40	47
RXY-b	Op Code	M ₁	X ₂	B ₂		DL ₂	D	H ₂	Op Coo	de
	0	8	12	16	20		32		40	47
S	Op	Code		B ₂ ‡		D ₂ ‡				
	0			16	20		31			
SI	Op Code	I ₂	2‡	B ₁		D ₁				
	0	8		16	20		31			
SIL	Op	Code		B ₁		D ₁		ı	2	
	0			16	20		32			47
SIY	Op Code		l ₂	B ₁		DL ₁	D	H ₁	Op Coo	de
	0	8		16	20		32		40	47
SMI	Op Code	M ₁	////	В ₃		D ₃		F	ll ₂	
	0	8	12	16	20		32			47
SS-a	Op Code	Lo	r L ₁	B ₁		D ₁	B ₂		D ₂	
	0	8		16	20		32	36		47
SS-b	Op Code	L ₁	L ₂	B ₁		D ₁	B ₂		D ₂	
	0	8	12	16	20		32	36		47
SS-c	Op Code	L ₁	l ₃	B ₁		D ₁	B ₂		D ₂	
	0	8	12	16	20		32	36		47

SS-d	Op Code	R ₁	R ₃	B ₁		D ₁		B ₂		D ₂	
	0	8	12	16	20			32	36		47
SS-e	Op Code	R ₁	R ₃	B ₂		D ₂		B ₄		D ₄	
	0	8	12	16	20			32	36		47
SS-f	Op Code	L	-2	B ₁	20	D ₁		B ₂		D ₂	
					20			32	36		4/
SSE	Op 0	Code		B ₁	20	D ₁		B ₂	36	D ₂	47
					- ·			·-	1		
SSF	Op Code	R ₃	Op	B ₁	20	D ₁		B ₂	36	D ₂	47
								32	30	•	47
VRI-a	Op Code	V ₁	////		l ₂	2				Op Co	ode
								32	36	40	47
VRI-b	Op Code	V ₁	////	ı	2	I	3			Op Co	
								32	36	40	47
VRI-c	Op Code	V ₁	V ₃		I ₂	2		M ₄		Op Co	
	0	8	12	16				32	36	40	47
VRI-d	Op Code	V ₁	V ₂	V ₃	////	I	4	M ₅ ‡	RXB	Op Co	ode
	0	8	12	16	20	24		32	36	40	47
VRI-e	Op Code	V ₁	V ₂		l ₃		M ₅	M_4	RXB	Op Co	ode
	0	8	12	16			28	32	36	40	47
VRI-f	Op Code	V ₁	V ₂	V ₃	////	M ₅	ı	4	RXB	Ор Со	ode
	0	8	12	16	20	24	28			40	
VRI-g	Op Code	V ₁	V ₂	ı	4	M ₅	ı	3	RXB	Op Co	ode
	Op Code	8	12	16		24	28	3	36	40	47
VRI-h	Op Code	V ₁	////		I,	2		l ₃	RXB	Op Co	ode
	0	8		16						40	
VRI-i	On Code	V٠	R₀	1111	////	Ma		2	RXR	Op Co	ode
	Op Code	8	12	16	,,,,	24	28		36	40	47

VRR-a	Op Code	V ₁	V ₂	////	////	M ₅ ‡	M ₄ ‡	M ₃ ‡	RXB	Op Cod	е
	0	8	12	16		24	28	32	36	40	47
VRR-b	Op Code	V ₁	V ₂	V ₃	////	M ₅ ‡	////	M ₄ ‡	RXB	Op Cod	е
	0	8	12	16	20	24	28	32	36	40	47
VRR-c	Op Code	V ₁	V ₂	V ₃	////	M ₆ ‡	M ₅ ‡	M ₄ ‡	RXB	Op Cod	е
	0	8	12	16	20	24	28	32	36	40	47
VRR-d	Op Code	V ₁	V ₂	V ₃	M ₅ ‡	M ₆ ‡	////	V ₄	RXB	Op Cod	е
VRR-e	Op Code	V ₁	V ₂	V ₃	M ₆ ‡	////	M ₅ ‡	V_4	RXB	Op Cod	е
VRR-f	Op Code	V ₁	R ₂	R ₃	////	////	////	////	RXB	Op Cod	e
VRR-g	Op Code	////	V ₁	////	////	////	////	////	RXB	Op Cod	e
	0	8	12	16					36	40	47
VRR-h	Op Code	////	V ₁	V ₂	////	M ₃	////	////	RXB	Op Cod	e
	Op Code										
VRR-i	Op Code	R ₁	V ₂	1///	////	M ₃	M ₄ ‡	////	RXB 36	Op Cod	e 47
VRR-i	Op Code	R ₁	V ₂	1///	////	M ₃	M ₄ ‡	////	RXB 36	Op Cod	e 47
VRR-i VRS-a	Op Code Op Code	8 V ₁ 8	V ₂ 12 V ₃	//// 16 B ₂	20	M ₃	M ₄ ‡	//// M ₄ ‡	RXB 36 RXB 36	Op Cod 40 Op Cod 40	e 47 e 47
VRR-i VRS-a	Op Code Op Code	8 V ₁ 8	V ₂ 12 V ₃	//// 16 B ₂	20	M ₃	M ₄ ‡	//// M ₄ ‡ 32 M ₄ ‡	RXB 36 RXB 36	Op Cod 40 Op Cod	e 47 e 47
VRR-i VRS-a VRS-b	Op Code 0 Op Code 0 Op Code 0	R ₁ 8 V ₁ 8	V ₂ 12 V ₃ 12 R ₃	16 B ₂ 16 B ₂ 16	20	M ₃ 24 D ₂	M ₄ ‡	M ₄ ‡ 32 M ₄ ‡ 32	RXB 36 RXB 36 RXB 36	Op Cod 40 Op Cod 40 Op Cod 40	e 47 e 47
VRR-i VRS-a VRS-b	Op Code 0 Op Code 0 Op Code 0	R ₁ 8 V ₁ 8	V ₂ 12 V ₃ 12 R ₃	16 B ₂ 16 B ₂ 16	20	M ₃	M ₄ ‡	M ₄ ‡ 32 M ₄ ‡ 32 M ₄ ‡	RXB 36 RXB 36 RXB 36 RXB	Op Cod 40 Op Cod 40 Op Cod 40 Op Cod	e 47 e 47 e 47
VRS-a VRS-b VRS-c	Op Code 0 Op Code 0 Op Code 0 Op Code	R ₁ 8 V ₁ 8 R ₁ 8	V ₂ 12 V ₃ 12 R ₃ 12 V ₃	//// 116 B ₂	20	M ₃ 24 D ₂ D ₂	M ₄ ‡	M ₄ ‡ 32 M ₄ ‡ 32 M ₄ ‡ 32	RXB 36 RXB 36 RXB 36	Op Cod 40 Op Cod 40 Op Cod 40 Op Cod 40	e 47 e 47 47 47
VRR-i VRS-a VRS-b	Op Code 0 Op Code 0 Op Code 0 Op Code	R ₁ 8 V ₁ (////	V ₂ 12 V ₃ 12 R ₃ 12 R ₃ 12	//// 16 B ₂ B ₂	220	M ₃ 24 D ₂	M ₄ ‡	M ₄ ‡ 32 M ₄ ‡ 32 V ₁	RXB 36 RXB 36 RXB 36 RXB	Op Cod 40 Op Cod 40 Op Cod 40 Op Cod 40 Op Cod	e 47 e 47 e 47 e 47
VRS-a VRS-b VRS-c VRS-d	Op Code 0 Op Code 0 Op Code 0 Op Code 0 Op Code	R ₁ 8 V ₁ 8 V ₁ 8 R ₁ 8	V ₂ 12 V ₃ 12 R ₃ 12 V ₃ 12 12	//// 16 B ₂	20	D ₂ D ₂ D ₂	M ₄ ‡	M ₄ ‡ 32 M ₄ ‡ 32 V ₁ 32	RXB 36 RXB 36 RXB 36 RXB 36 RXB 36	Op Codd 40	e 47 e 47 e 47 47
VRS-a VRS-b VRS-c	Op Code 0 Op Code 0 Op Code 0 Op Code	R ₁ 8 V ₁ (////	V ₂ 12 V ₃ 12 R ₃ 12 R ₃ 12	//// 16 B ₂	220	M ₃ 24 D ₂ D ₂	M ₄ ‡	M ₄ ‡ 32 M ₄ ‡ 32 V ₁	RXB 36 RXB 36 RXB 36 RXB 36 RXB 36	Op Cod 40 Op Cod 40 Op Cod 40 Op Cod 40 Op Cod	e 47 e 47 e 47 47

I

VRX	Op Code	V ₁	X ₂	B ₂	D ₂	M ₃ ‡	RXB	Op Code	
	0	8	12	16	20	32	36	40 4	7

VSI	Op Code	l ₃	B ₂	D ₂	V ₁	RXB	Op Code	!
	0	8	16	20	32	36	40	47

Denotes association with first, second, third, fourth, fifth, or sixth 1, 2, 3, 4, 5, 6 operand

a, b, c, d, e, f

Distinguishes among instances of the same basic instruction format

B₁, B₂, B₃, B₄ Base register designation field

 D_1, D_2, D_3, D_4 Displacement field (including DH and DL for long-displacement

forms)

I, I₂, I₃, I₄, I₅ Immediate operand field Length field L, L₁, L₂

M₁, M₃, M₄, M₅, M₆ Mask field

 X_2

R₁, R₂, R₃ Register designation field RI₂, RI₃, RI₄ Relative-immediate operand field

RXB Most significant bits of vector registers designated by the V₁, V₂,

> V₃, V₄ fields, respectively Index register designation field

For certain instructions, this operand is not defined

Machine Instructions by Mnemonic

Mne-			For-	Op-	Class
monic	Operands	Name	mat	code	Notes
A	$R_1,D_2(X_2,B_2)$	Add (32)	RX-a	5A	С
AD	$R_1,D_2(X_2,B_2)$	Add Normalized (LH)	RX-a	6A	пС
ADB	$R_1,D_2(X_2,B_2)$	Add (LB)	RXE	ED1A	шС
ADBR	R_1,R_2	Add (LB)	RRE	B31A	ΩС
ADR	R_1,R_2	Add Normalized (LH)	RR	2A	пc
ADTR	R ₁ ,R ₂ ,R ₃	Add (LD)	RRF-a	B3D2	¤ c TF
ADTRA	R_1, R_2, R_3, M_4	Add (LD)	RRF-a	B3D2	¤сF
AE	$R_1,D_2(X_2,B_2)$	Add Normalized (SH)	RX-a	7A	ΩС
AEB	$R_1,D_2(X_2,B_2)$	Add (SB)	RXE	ED0A	ΩС
AEBR	R_1,R_2	Add (SB)	RRE	B30A	ΩС
AER	R_1,R_2	Add Normalized (SH)	RR	ЗА	ΩС
AFI	R ₁ ,I ₂	Add Immediate (32)	RIL-a	C29	c El
AG	$R_1,D_2(X_2,B_2)$	Add (64)	RXY-a	E308	сN
AGF	$R_1,D_2(X_2,B_2)$	Add (64←32)	RXY-a	E318	сN
AGFI	R_1,I_2	Add Immediate (64←32)	RIL-a	C28	c El
AGFR	R ₁ ,R ₂	Add (64←32)	RRE	B918	сN
AGH	$R_1,D_2(X_2,B_2)$	Add Halfword (64←16)	RXY-a	E338	c MI2
AGHI	R ₁ ,l ₂	Add Halfword Immediate (64←16)	RI-a	A7B	сN
AGHIK	R ₁ ,R ₃ ,I ₂	Add Immediate (64←16)	RIE-d	ECD9	c DO
AGR	R ₁ ,R ₂	Add (64)	RRE	B908	сN
AGRK	R ₁ ,R ₂ ,R ₃	Add (64)	RRF-a	B9E8	c DO
AGSI	D ₁ (B ₁),l ₂	Add Immediate (64←8)	SIY	EB7A	
AH	$R_1, D_2(X_2, B_2)$	Add Halfword (32←16)	RX-a	4A	С
AHHHR	R ₁ ,R ₂ ,R ₃	Add High (32)	RRF-a	B9C8	
AHHLR	R ₁ ,R ₂ ,R ₃	Add High (32)		B9D8	
AHI	R ₁ ,I ₂	Add Halfword Immediate (32←16)	RI-a	A7A	С
AHIK	R ₁ ,R ₃ ,I ₂	Add Immediate (32←16)	RIE-d		
AHY	$R_1, D_2(X_2, B_2)$	Add Halfword (32←16)		E37A	
AIH	R ₁ ,I ₂	Add Immediate High (32)	RIL-a		c HW
AL	$R_1, D_2(X_2, B_2)$	Add Logical (32)	RX-a		С
ALC	$R_1,D_2(X_2,B_2)$	Add Logical with Carry (32)	RXY-a		
ALCG	$R_1,D_2(X_2,B_2)$	Add Logical with Carry (64)		E388	
ALCGR	R ₁ ,R ₂	Add Logical with Carry (64)	RRE	B988	
ALCR	R ₁ ,R ₂	Add Logical with Carry (32)	RRE	B998	
ALFI	R ₁ ,I ₂	Add Logical Immediate (32)	RIL-a		c El
ALG	$R_1, D_2(X_2, B_2)$	Add Logical (64)		E30A	
ALGF	$R_1,D_2(X_2,B_2)$	Add Logical (64←32)		E31A	
ALGFI	R ₁ ,I ₂	Add Logical Immediate (64←32)	RIL-a		c El
ALGFR	R ₁ ,R ₂	Add Logical (64←32)	RRE	B91A	
ALGHSIK		Add Logical with Signed Immediate		ECDB	
ALGITOIN	11,113,12	(64←16)	TIIL-U	LODD	CDO
ALGR	R ₁ ,R ₂	Add Logical (64)	RRE	B90A	сN
ALGRK	R ₁ ,R ₂ ,R ₃	Add Logical (64)	RRF-a	B9EA	c DO
ALGSI	D ₁ (B ₁),l ₂	Add Logical with Signed Immediate (64←8)	SIY	EB7E	c GE
ALHHHR		Add Logical High (32)	RRF-a	B9CA	c HW
ALHHLR		Add Logical High (32)	RRF-a	B9DA	c HW
ALHSIK	R ₁ ,R ₃ ,I ₂	Add Logical with Signed Immediate	RIE-d	ECDA	c DO
	1. 0.2	(32←16)			
ALR	R_1,R_2	Add Logical (32)	RR	1E	С
ALRK	R_1,R_2,R_3	Add Logical (32)	RRF-a	B9FA	c DO
ALSI	$D_1(B_1),I_2$	Add Logical with Signed Immediate (32←8)	SIY	EB6E	c GE
ALSIH	R_1,I_2	Add Logical with Signed Immediate High	RIL-a	CCA	c HW
		(32)			
ALSIHN	R ₁ ,l ₂	Add Logical with Signed Immediate High (32)	RIL-a	CCB	HW
ALY	$R_1,D_2(X_2,B_2)$	Add Logical (32)	RXY-a	E35E	c LD
AP	$D_1(L_1,B_1),D_2(L_2,B_2)$	• , ,	SS-b	FA	пc
AR	R ₁ ,R ₂	Add (32)	RR	1A	С
ARK	R ₁ ,R ₂ ,R ₃	Add (32)	RRF-a		c DO

Maa			F	0	Clas
Mne- monic	Operands	Name	For- mat	Op- code	& Note
ASI	D ₁ (B ₁),l ₂	Add Immediate (32←8)	SIY	EB6A	c GE
AU	$R_1,D_2(X_2,B_2)$	Add Unnormalized (SH)	RX-a	7E	αс
AUR	R_1,R_2	Add Unnormalized (SH)	RR	3E	шС
AW	$R_1,D_2(X_2,B_2)$	Add Unnormalized (LH)	RX-a	6E	шС
AWR	R_1,R_2	Add Unnormalized (LH)	RR	2E	αС
AXBR	R_1,R_2	Add (EB)	RRE	B34A	αС
AXR	R_1,R_2	Add Normalized (EH)	RR	36	ВC
AXTR	R_1,R_2,R_3	Add (ED)	RRF-a		
AXTRA	R_1, R_2, R_3, M_4	ADD (ED)	RRF-a		
AY	$R_1, D_2(X_2, B_2)$	Add (32)	RXY-a		
BAKR	R_1,R_2	Branch and Stack	RRE	B240	
BAL	$R_1, D_2(X_2, B_2)$	Branch and Link	RX-a	45	۵
BALR	R_1,R_2	Branch and Link	RR	05	۵
BAS	$R_1, D_2(X_2, B_2)$	Branch and Save	RX-a	4D	۵
BASR	R_1,R_2	Branch and Save	RR	0D	۵
BASSM	R_1,R_2	Branch and Save and Set Mode	RR	0C	۵
BC	$M_1,D_2(X_2,B_2)$	Branch on Condition	RX-b	47	۵
BCR	M_1,R_2	Branch on Condition	RR	07	۵
BCT	$R_1,D_2(X_2,B_2)$	Branch on Count (32)	RX-a	46	۵
BCTG	$R_1, D_2(X_2, B_2)$	Branch on Count (64)	RXY-a		αИ
BCTGR	R_1,R_2	Branch on Count (64)	RRE	B946	αИ
BCTR	R_1,R_2	Branch on Count (32)	RR	06	۵
BIC	$M_1,D_2(X_2,B_2)$	Branch Indirect on Condition	RXY-b		¤ MI
BPP	$M_1,RI_2,D_3(B_3)$	Branch Prediction Preload	SMI	C7	¤ EH
BPRP	M ₁ ,Rl ₂ ,Rl ₃	Branch Prediction Relative Preload	MII	C5	¤ EH
BRAS	R ₁ ,RI ₂	Branch Relative and Save	RI-b	A75	D
BRASL	R ₁ ,RI ₂	Branch Relative and Save Long	RIL-b		¤ N3
BRC	M ₁ ,Rl ₂	Branch Relative on Condition	RI-c	A74	۵
BRCL	M ₁ ,Rl ₂	Branch Relative on Condition Long	RIL-c	C04	¤ N3
BRCT	R ₁ ,RI ₂	Branch Relative on Count (32)	RI-b	A76	۵
BRCTG	R ₁ ,RI ₂	Branch Relative on Count (64)	RI-b	A77	¤Ν
BRCTH	R ₁ ,RI ₂	Branch Relative on Count High (32)	RIL-b	CC6	¤ HW
BRXH	R_1,R_3,RI_2	Branch Relative on Index High (32)	RSI	84	۵
BRXHG	R ₁ ,R ₃ ,RI ₂	Branch Relative on Index High (64)	RIE-e		
BRXLE	R ₁ ,R ₃ ,Rl ₂	Branch Relative on Index Low or Equal (32)		85	α
BRXLG	R ₁ ,R ₃ ,Rl ₂	Branch Relative on Index Low or Equal (64)			
BSA	R ₁ ,R ₂	Branch and Set Authority	RRE	B25A	
BSG	R ₁ ,R ₂	Branch in Subspace Group	RRE	B258	۵
BSM	R ₁ ,R ₂	Branch and Set Mode	RR	0B	۵
BXH	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index High (32)	RS-a	86	α
BXHG	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index High (64)	RSY-a		
BXLE	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index Low or Equal (32)	RS-a	87	α
BXLEG	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index Low or Equal (64)	RSY-a		
C	$R_1, D_2(X_2, B_2)$	Compare (32)	RX-a	59	С
CD	$R_1, D_2(X_2B_2), M_3$	Compare (LH)	RX-a	69	С
CDB	$R_1, D_2(X_2, B_2)$	Compare (LB)	RXE	ED19	
CDBR	R ₁ ,R ₂	Compare (LB)	RRE	B319	
CDFBR	R ₁ ,R ₂	Convert from Fixed (LB←32)	RRE	B395	α ~ -
CDFBRA	17 37 27 4	Convert from Fixed (LB←32)	RRF-e		۵F
CDFR	R ₁ ,R ₂	Convert from Fixed (LH←32)	RRE	B3B5	
CDFTR	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Fixed (LD←32)	RRE	B951	
CDGBR	R ₁ ,R ₂	Convert from Fixed (LB←64)	RRE	B3A5	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Fixed (LB←64)	RRF-e		
CDGR	R ₁ ,R ₂	Convert from Fixed (LH←64)	RRE	B3C5	
CDGTR	R ₁ ,R ₂	Convert from Fixed (LD←64)	RRE	B3F1	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Fixed (LD←64)	RRF-e		
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Logical (LB←32)	RRF-e		
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Logical (LD←32)	RRF-e		
	R_1, M_3, R_2, M_4	Convert from Logical (LB←64)	RRF-e		
CDI GTR	R_1, M_3, R_2, M_4	Convert from Logical (LD←64)	RRF-e	B952	¤F

					Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
CDPT	R ₁ ,D ₂ (L ₂ ,B ₂),M ₃	Convert from Packed (To Long DFP)	RSL-b	EDAE	PC
CDR	R_1,R_2	Compare (LH)	RR	29	Ω C
CDS	$R_1, R_3, D_2(B_2)$	Compare Double and Swap (32)	RS-a	BB	шС
CDSG	$R_1, R_3, D_2(B_2)$	Compare Double and Swap (64)		EB3E	
CDSTR	R_1,R_2	Convert from Signed Packed (LD←64)	RRE	B3F3	
CDSY	$R_1, R_3, D_2(B_2)$	Compare Double and Swap (32)			¤ c LD
CDTR	R_1,R_2	Compare (LD)	RRE		¤ c TF
CDUTR	R ₁ ,R ₂	Convert from Unsigned Packed (LD←64)	RRE	B3F2	
CDZT	$R_1,D_2(L_2,B_2),M_3$	Convert from Zoned (to long DFP)		EDAA	
CE	$R_1,D_2(X_2,B_2)$	Compare (SH)	RX-a	79	¤С
CEB	$R_1,D_2(X_2,B_2)$	Compare (SB)	RXE	ED09	
CEBR	R ₁ ,R ₂	Compare (SB)	RRE	B309	
CEDTR	R ₁ ,R ₂	Compare Biased Exponent (LD)	RRE		¤ c TF
CEFBR	R ₁ ,R ₂	Convert from Fixed (SB←32)	RRE	B394	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Fixed (SB←32)		B394	
CEFR	R ₁ ,R ₂	Convert from Fixed (SH←32)	RRE	B3B4	
CEGBR	R ₁ ,R ₂	Convert from Fixed (SB←64)	RRE	B3A4	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Fixed (SB←64)		B3A4	
CEGR	R ₁ ,R ₂	Convert from Fixed (SH←64)	RRE	B3C4	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Logical (SB ← 32)		B390	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Logical (SB←64)	RR	B3A0	
CER CEXTR	R ₁ ,R ₂	Compare (SH)	RRE	39	¤ c ¤ c TF
CFC	R ₁ ,R ₂	Compare Biased Exponent (ED) Compare and Form Codeword	S	B21A	
	D ₂ (B ₂)	Convert to Fixed (32←LB)		B399	
CEDBBA	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32←LB)		B399	
CFDR	R ₁ ,M ₃ ,R ₂ ,M ₄ R ₁ ,M ₃ ,R ₂	Convert to Fixed (32←LH)	RRF-e		
CFDTR	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Fixed (32←LD)		B941	
CFEBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32←SB)		B398	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Fixed (32←SB)		B398	
CFER	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32←SH)		B3B8	
CFI	R ₁ ,I ₂	Compare Immediate (32)	RIL-a		c El
CFXBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32←EB)		B39A	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Fixed (32←EB)	RRF-e		
CFXR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (32←EH)		B3BA	
CFXTR	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Fixed (32←ED)		B949	
CG	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (64)	RXY-a	E320	сN
CGDBR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64←LB)	RRF-e	B3A9	¤сN
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Fixed (64←LB)	RRF-e	B3A9	¤сF
CGDR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64←LH)	RRF-e	B3C9	¤сN
CGDTR	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64←LD)	RRF-e	B3E1	¤ c TF
CGDTRA	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Fixed (64←LD)	RRF-e	B3E1	¤сF
CGEBR	R_1, M_3, R_2	Convert to Fixed (64←SB)	RRF-e	B3A8	¤сN
CGEBRA	R_1,M_3,R_2,M_4	Convert to Fixed (64←SB)	RRF-e	B3A8	¤сF
CGER	R_1, M_3, R_2	Convert to Fixed (64←SH)	RRF-e	B3C8	¤сN
CGF	$R_1,D_2(X_2,B_2)$	Compare (64←32)	RXY-a	E330	c N
CGFI	R_1, I_2	Compare Immediate (64←32)	RIL-a	C2C	c El
CGFR	R_1,R_2	Compare (64←32)	RRE	B930	c N
CGFRL	R ₁ ,RI ₂	Compare Relative Long (64←32)	RIL-b	C6C	c GE
CGH	$R_1,D_2(X_2,B_2)$	Compare Halfword (64←16)	RXY-a	E334	c GE
CGHI	R_1,I_2	Compare Halfword Immediate (64←16)	RI-a	A7F	c N
CGHRL	R ₁ ,RI ₂	Compare Halfword Relative Long (64←16)		C64	c GE
CGHSI	$D_1(B_1),I_2$	Compare Halfword Immediate (64←16)	SIL	E558	
CGIB	$R_1,I_2,M_3,D_4(B_4)$	Compare Immediate and Branch (64←8)	RIS	ECFC	
CGIJ	R ₁ ,I ₂ ,M ₃ ,RI ₄	Compare Immediate and Branch Relative (64←8)	RIE-c	EC7C	
CGIT	R_1,I_2,M_3	Compare Immediate and Trap (64←16)	RIE-a		
CGR	R_1,R_2	Compare (64)	RRE	B920	
CGRB	$R_1,R_2,M_3,D_4(B_4)$	Compare and Branch (64) Compare and Branch Relative (64)	RRS	ECE4	
CGRJ	R_1,R_2,M_3,RI_4		RIE-b		¤ GE

					Class
Mne-			For-	Op-	&
	Operands	Name	mat	code	Notes
	R ₁ ,Rl ₂	Compare Relative Long (64)	RIL-b	C68	c GE
	R ₁ ,R ₂ ,M ₃	Compare and Trap (64)	RRF-c		
	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64←EB)	RRF-e		
	R ₁ ,M ₃ ,R ₂ ,M ₄ R ₁ ,M ₃ ,R ₂	Convert to Fixed (64←EB) Convert to Fixed (64←EH)	RRF-e		
	R ₁ ,M ₃ ,R ₂	Convert to Fixed (64←ED)			¤ c TF
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Fixed (64←ED)	RRF-e		
	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Halfword (32←16)		49	C
	$R_1, D_2(X_2, B_2)$	Compare High (32)	RXY-a		c HW
	R ₁ ,R ₂	Compare High (32)	RRE	B9CD	c HW
	D ₁ (B ₁),l ₂	Compare Halfword Immediate (16←16)	SIL	E554	c GE
	R ₁ ,l ₂	Compare Halfword Immediate (32←16)	RI-a	A7E	С
	R ₁ ,R ₂	Compare High (32)	RRE	B9DD	c HW
CHRL	R ₁ ,RI ₂	Compare Halfword Relative Long (32←16)	RIL-b	C65	c GE
CHSI	D ₁ (B ₁),l ₂	Compare Halfword Immediate (32←16)	SIL	E55C	c GE
CHY	$R_1,D_2(X_2,B_2)$	Compare Halfword (32←16)	RXY-a	E379	c LD
CIB	R ₁ ,I ₂ ,M ₃ ,D ₄ (B ₄)	Compare Immediate and Branch (32←8)	RIS	ECFE	¤ GE
CIH	R_1,I_2	Compare Immediate High (32)	RIL-a	CCD	c HW
CIJ	R_1, I_2, M_3, RI_4	Compare Immediate and Branch Relative (32←8)	RIE-c	EC7E	¤ GE
CIT	R_1, I_2, M_3	Compare Immediate and Trap (32←16)	RIE-a	EC72	GE
CKSM	R_1,R_2	Checksum	RRE	B241	пс
CL	$R_1,D_2(X_2,B_2)$	Compare Logical (32)	RX-a	55	С
CLC	$D_1(L,B_1),D_2(B_2)$	Compare Logical (character)	SS-a	D5	пс
CLCL	R_1,R_2	Compare Logical Long	RR	0F	ic
CLCLE	$R_1, R_3, D_2(B_2)$	Compare Logical Long Extended	RS-a	A9	ВC
CLCLU	$R_1, R_3, D_2(B_2)$	Compare Logical Long Unicode	RSY-a	EB8F	¤ c E2
CLFDBR	R_1, M_3, R_2, M_4	Convert to Logical (32←LB)	RRF-e	B39D	¤cF
CLFDTR	R_1, M_3, R_2, M_4	Convert to Logical (32←LD)	RRF-e	B943	¤cF
CLFEBR	R_1, M_3, R_2, M_4	Convert to Logical (32←SB)	RRF-e	B39C	¤сF
CLFHSI	$D_1(B_1), I_2$	Compare Logical Immediate (32←16)	SIL	E55D	c GE
	R_1,I_2	Compare Logical Immediate (32)	RIL-a		c EI
	R ₁ ,I ₂ ,M ₃	Compare Logical Immediate and Trap (32←16)	RIE-a		
	R_1, M_3, R_2, M_4	Convert to Logical (32←EB)	RRF-e		
	17 07 27 4	Convert to Logical (32←ED)	RRF-e		
	$R_1, D_2(X_2, B_2)$	Compare Logical (64)	RXY-a		
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Logical (64←LB)	RRF-e		
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Logical (64←LD)	RRF-e		
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Logical (64←SB)	RRF-e		
	$R_1,D_2(X_2,B_2)$	Compare Logical (64←32)	RXY-a		c N
	R ₁ ,l ₂	Compare Logical Immediate (64←32)	RIL-a		c EI
	R ₁ ,R ₂	Compare Logical (64←32)	RRE	B931	c N
	17 2	Compare Logical Relative Long (64←32)	RIL-b RIL-b		c GE c GE
CLGHRL		Compare Logical Relative Long (64←16)		C66	
	$D_1(B_1),I_2$ $R_1,I_2,M_3,D_4(B_4)$	Compare Logical Immediate (64←16) Compare Logical Immediate and Branch	SIL RIS	E559 ECFD	
CLGIJ	R ₁ ,I ₂ ,M ₃ ,RI ₄	(64←8) Compare Logical Immediate and Branch Relative (64←8)	RIE-c	EC7D	¤ GE
CLGIT	R ₁ ,I ₂ ,M ₃	Compare Logical Immediate and Trap (64←16)	RIE-a	EC71	GE
CLGR	R ₁ ,R ₂	Compare Logical (64)	RRE	B921	c N
	R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄)	Compare Logical and Branch (64)	RRS	ECE5	
	R ₁ ,R ₂ ,M ₃ ,RI ₄	Compare Logical and Branch Relative (64)	RIE-b		
	R ₁ ,Rl ₂	Compare Logical Relative Long (64)	RIL-b	C6A	c GE
	R ₁ ,R ₂ ,M ₃	Compare Logical and Trap (64)	RRF-c	B961	GE
	R ₁ ,M ₃ ,D ₂ (B ₂)	Compare Logical and Trap (64)	RSY-b	EB2B	MI1
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert to Logical (64←EB)	RRF-e	B3AE	¤сF
CLGXTR	R_1, M_3, R_2, M_4	Convert to Logical (64←ED)	RRF-e	B94A	¤сF
CLHF	$R_1,D_2(X_2,B_2)$	Compare Logical High (32)	RXY-a	E3CF	c HW

Mne- monic	Operands	Name	For- mat	Op- code	Class & Notes
CLHHR	R ₁ ,R ₂	Compare Logical High (32)	RRE	B9CF	c HW
CLHHSI	D ₁ (B ₁),I ₂	Compare Logical Immediate (16←16)	SIL	E555	c GE
CLHLR	R ₁ ,R ₂	Compare Logical High (32)	RRE	B9DF	c HW
CLHRL	R ₁ ,Rl ₂	Compare Logical Relative Long (32←16)	RIL-b	C67	c GE
CLI	D ₁ (B ₁),l ₂	Compare Logical Immediate	SI	95	С
CLIB	R ₁ ,I ₂ ,M ₃ ,D ₄ (B ₄)	Compare Logical Immediate and Branch (32←8)	RIS	ECFF	
CLIH	R_1, I_2	Compare Logical Immediate High (32)	RIL-a	CCF	c HW
CLIJ	R ₁ ,I ₂ ,M ₃ ,RI ₄	Compare Logical Immediate and Branch Relative (32←8)	RIE-c	EC7F	¤ GE
CLIY	$D_1(B_1), I_2$	Compare Logical Immediate	SIY	EB55	c LD
CLM	$R_1, M_3, D_2(B_2)$	Compare Logical Char. under Mask (low)	RS-b	BD	С
CLMH	$R_1, M_3, D_2(B_2)$	Compare Logical Char. under Mask (high)	RSY-b	EB20	c N
CLMY	$R_1, M_3, D_2(B_2)$	Compare Logical Char. under Mask (low)	RSY-b	EB21	c LD
CLR	R_1,R_2	Compare Logical (32)	RR	15	С
CLRB	$R_1, R_2, M_3, D_4(B_4)$	Compare Logical and Branch (32)	RRS	ECF7	¤ GE
CLRJ	R_1,R_2,M_3,RI_4	Compare Logical and Branch Relative (32)	RIE-b	EC77	¤ GE
CLRL	R ₁ ,RI ₂	Compare Logical Relative Long (32)	RIL-b	C6F	c GE
CLRT	R_1,R_2,M_3	Compare Logical and Trap (32)	RRF-c	B973	GE
CLST	R_1,R_2	Compare Logical String	RRE	B25D	пс
CLT	$R_1, M_3, D_2(B_2)$	Compare Logical and Trap (32)	RSY-b	EB23	MI1
CLY	$R_1,D_2(X_2,B_2)$	Compare Logical (32)	RXY-a	E355	c LD
CMPSC	R_1,R_2	Compression Call	RRE	B263	i¤c
CP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Compare Decimal	SS-b	F9	αс
CPDT	R ₁ ,D ₂ (L ₂ ,B ₂),M ₃	Convert to Packed (From Long DFP)	RSL-b	EDAC	c PC
CPSDR	R ₁ ,R ₃ ,R ₂	Copy Sign (L)	RRF-b	B372	¤ FS
CPXT	R ₁ ,D ₂ (L ₂ ,B ₂),M ₃	Convert to Packed (From Extended DFP)	RSL-b	EDAD	c PC
CPYA	R ₁ ,R ₂	Copy Access	RRE	B24D	۵
CR	R ₁ ,R ₂	Compare (32)	RR	19	С
CRB	R ₁ ,R ₂ ,M ₃ ,D ₄ (B ₄)	Compare and Branch (32)	RRS	ECF6	¤ GE
CRDTE	R ₁ ,R ₃ ,R ₂ [,M ₄]	Compare and Replace DAT Table Entry	RRF-b	B98F	ED2 p c
CRJ	R_1,R_2,M_3,RI_4	Compare and Branch Relative (32)	RIE-b	EC76	¤ GE
CRL	R ₁ ,RI ₂	Compare Relative Long (32)	RIL-b	C6D	c GE
CRT	R_1,R_2,M_3	Compare and Trap (32)	RRF-c	B972	GE
CS	$R_1, R_3, D_2(B_2)$	Compare and Swap (32)	RS-a	BA	шС
CSCH		Clear Subchannel	S	B230	рс
CSDTR	R_1,R_2,M_4	Convert to Signed Packed (64←LD)	RRF-d	B3E3	¤ΤF
CSG	$R_1, R_3, D_2(B_2)$	Compare and Swap (64)	RSY-a	EB30	¤сN
CSP	R_1,R_2	Compare and Swap and Purge (32)	RRE	B250	рс
CSPG	R_1,R_2	Compare and Swap and Purge (64)	RRE	B98A	p c DE
CSST	$D_1(B_1), D_2(B_2), R_3$	Compare and Swap and Store	SSF	C82	Ω C
CSXTR	R_1,R_2,M_4	Convert to Signed Packed (128←ED)		B3EB	
CSY	$R_1, R_3, D_2(B_2)$	Compare and Swap (32)			¤ c LD
CU12	$R_1, R_2[, M_3]$	Convert UTF-8 to UTF-16		B2A7	
CU14	$R_1, R_2[, M_3]$	Convert UTF-8 to UTF-32			¤cE3
CU21	$R_1, R_2[, M_3]$	Convert UTF-16 to UTF-8		B2A6	
CU24	$R_1,R_2[,M_3]$	Convert UTF-16 to UTF-32	RRF-c	B9B1	¤ c E3
CU41	R_1,R_2	Convert UTF-32 to UTF-8	RRE	B9B2	¤cE3
CU42	R_1,R_2	Convert UTF-32 to UTF-16	RRE	B9B3	¤cE3
CUDTR	R_1,R_2	Convert to Unsigned Packed (64←LD)	RRE	B3E2	¤ TF
CUSE	R_1,R_2	Compare until Substring Equal	RRE	B257	ic
CUTFU	$R_1,R_2[,M_3]$	Convert UTF-8 to Unicode	RRF-c	B2A7	Ω C
CUUTF	$R_1,R_2[,M_3]$	Convert Unicode to UTF-8	RRF-c	B2A6	шС
CUXTR	R ₁ ,R ₂	Convert to Unsigned Packed (128←ED)	RRE	ВЗЕА	¤ TF
CVB	$R_1,D_2(X_2,B_2)$	Convert to Binary (32)	RX-a	4F	۵
CVBG	$R_1,D_2(X_2,B_2)$	Convert to Binary (64)	RXY-a	E30E	¤Ν
CVBY	$R_1,D_2(X_2,B_2)$	Convert to Binary (32)	RXY-a	E306	¤ LD
CVD	$R_1,D_2(X_2,B_2)$	Convert to Decimal (32)	RX-a	4E	۵
CVDG	$R_1,D_2(X_2,B_2)$	Convert to Decimal (64)	RXY-a	E32E	¤Ν
CVDY	$R_1,D_2(X_2,B_2)$	Convert to Decimal (32)	RXY-a	E326	¤ LD

					Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
CXBR	R ₁ ,R ₂	Compare (EB)	RRE	B349	¤С
CXFBR	R_1,R_2	Convert from Fixed (EB←32)	RRE	B396	۵
CXFBRA	R_1, M_3, R_2, M_4	Convert from Fixed (EB←32)	RRF-e	B396	۵F
CXFR	R_1,R_2	Convert from Fixed (EH←32)	RRE	B3B6	
CXFTR	R_1, M_3, R_2, M_4	Convert from Fixed (ED←32)	RRE	B959	۵F
CXGBR	R_1,R_2	Convert from Fixed (EB←64)	RRE	B3A6	
	R_1, M_3, R_2, M_4	Convert from Fixed (EB←64)		B3A6	
CXGR	R_1,R_2	Convert from Fixed (EH←64)	RRE	B3C6	
CXGTR	R_1,R_2	Convert from Fixed (ED←64)	RRE	B3F9	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Fixed (ED←64)		B3F9	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Logical (EB←32)		B392	
CXLFTR		Convert from Logical (ED←32)		B95B	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Logical (EB←64)		B3A2	
	R ₁ ,M ₃ ,R ₂ ,M ₄	Convert from Logical (ED←64)		B95A	
CXPT	$R_1,D_2(L_2,B_2),M_3$	Convert from Packed (To Extended DFP)		EDAF	
CXR	R ₁ ,R ₂	Compare (EH)	RRE	B369	
CXSTR	R ₁ ,R ₂	Convert from Signed Packed (ED←128)	RRE	B3FB	
CXTR	R ₁ ,R ₂	Compare (ED)	RRE		□ c TF
CXUTR	R ₁ ,R ₂	Convert from Unsigned Packed (ED←128)		B3FA	
CXZT	$R_1,D_2(L_2,B_2),M_3$	Convert from Zoned (to extended DFP)		EDAB	
CY	$R_1, D_2(X_2, B_2)$	Compare (32)		E359	
CZDT	$R_1,D_2(L_2,B_2),M_3$	Convert to Zoned (from long DFP)		EDA8	
CZXT	$R_1,D_2(L_2,B_2),M_3$	Convert to Zoned (from extended DFP)		EDA9	
D	$R_1,D_2(X_2,B_2)$	Divide (32←64)	RX-a	5D	۵
DD	$R_1,D_2(X_2,B_2)$	Divide (LH)	RX-a	6D	۵
DDB	$R_1,D_2(X_2,B_2)$	Divide (LB)	RXE	ED1D	
DDBR	R ₁ ,R ₂	Divide (LB)	RRE	B31D	
DDR	R ₁ ,R ₂	Divide (LH)	RR	2D	α
DDTR	R ₁ ,R ₂ ,R ₃	Divide (LD)		B3D1	
DDTRA	R ₁ ,R ₂ ,R ₃ ,M ₄	Divide (LD)		B3D1	
DE	$R_1, D_2(X_2, B_2)$	Divide (SH)	RX-a	7D	D
DEB	$R_1, D_2(X_2, B_2)$	Divide (SB)	RXE	ED0D	
DEBR	R ₁ ,R ₂	Divide (SB)	RRE	B30D	
DER	R ₁ ,R ₂	Divide (SH)	RR	3D	α 0:
DFLTCC	R ₁ ,R ₂ ,R ₃	DEFLATE Conversion Call		B939	
DIDBR	R ₁ ,R ₃ ,R ₂ ,M ₄	Divide to Integer (LB)		B35B	
DIEBR	R ₁ ,R ₃ ,R ₂ ,M ₄	Divide to Integer (SB)		B353	
DL	$R_1, D_2(X_2, B_2)$	Divide Logical (32←64)		E397	
DLG	$R_1,D_2(X_2,B_2)$	Divide Logical (64←128)	RXY-a		αN
DLGR	R ₁ ,R ₂	Divide Logical (64←128)	RRE	B987	αN
DLR	R ₁ ,R ₂	Divide Logical (32←64)	RRE	B997	¤ N3
DP	$D_1(L_1,B_1),D_2(L_2,B_2)$		SS-b	FD	۵
DR	R ₁ ,R ₂	Divide (32←64)	RR	1D	σ ~ N
DSG	$R_1, D_2(X_2, B_2)$	Divide Single (64)		E30D	
DSGF	$R_1, D_2(X_2, B_2)$	Divide Single (64←32)		E31D	
DSGFR	R ₁ ,R ₂	Divide Single (64←32)	RRE	B91D	
DSGR	R ₁ ,R ₂	Divide Single (64)	RRE	B90D	
DXBR	R ₁ ,R ₂	Divide (EB)	RRE	B34D	
DXR	R ₁ ,R ₂	Divide (EH)	RRE	B22D	
DXTR	R ₁ ,R ₂ ,R ₃	Divide (ED)		B3D9	
DXTRA	R ₁ ,R ₂ ,R ₃ ,M ₄	Divide (ED)		B3D9	üΓ
EAR	R ₁ ,R ₂	Extract Access	RRE	B24F	~ C-
ECAG	R ₁ ,R ₃ ,D ₂ (B ₂)	Extract CPU Attribute		EB4C	
ECTG	D ₁ (B ₁),D ₂ (B ₂),R ₃	Extract CPU Time	SSF	C81	¤ ET
ED	D ₁ (L,B ₁),D ₂ (B ₂)	Edit	SS-a	DE	¤С
EDMK	$D_1(L,B_1),D_2(B_2)$	Edit and Mark	SS-a	DF	а С
EEDTR	R ₁ ,R ₂	Extract Biased Exponent (64←LD)	RRE	B3E5	
EEXTR	R ₁ ,R ₂	Extract Biased Exponent (64←ED)	RRE	B3ED	
EFPC	R ₁	Extract FPC	RRE	B38C	
EPAIR	R ₁	Extract Primary ASN and Instance	RRE	B99A	q RA

Mne- monic	Operands	Name	For- mat	Op- code	No
EPAR	R ₁	Extract Primary ASN	RRE	B226	q
EPSW	R ₁ ,R ₂	Extract PSW	RRE	B98D	
EREG	R ₁ ,R ₂	Extract Stacked Registers (32)	RRE	B249	ø
EREGG	R ₁ ,R ₂	Extract Stacked Registers (64)	RRE	B90E	
ESAIR	R ₁	Extract Secondary ASN and Instance	RRE	B99B	
ESAR	R ₁	Extract Secondary ASN	RRE	B227	q.
ESDTR	R ₁ ,R ₂	Extract Significance (64←LD)	RRE	B3E7	
ESEA		Extract and Set Extended Authority	RRE	B99D	
	R ₁ ,R ₂	· · · · · · · · · · · · · · · · · · ·			
ESTA	R ₁ ,R ₂	Extract Stacked State	RRE	B24A	
ESXTR	R ₁ ,R ₂	Extract Significance (64←ED)	RRE	B3EF	
ETND	R ₁	Extract Transaction Nesting Depth	RRE	B2EC	
EX	$R_1,D_2(X_2,B_2)$	Execute	RX-a	44	۵.
EXRL	R ₁ ,Rl ₂	Execute Relative Long	RIL-b		ø)
FIDBR	R_1,M_3,R_2	Load FP Integer (LB)		B35F	
FIDBRA	R_1, M_3, R_2, M_4	Load FP Integer (LB)	RRF-e	B35F	ΦF
FIDR	R_1,R_2	Load FP Integer (LH)	RRE	B37F	۵
FIDTR	R_1, M_3, R_2, M_4	Load FP Integer (LD)	RRF-e	B3D7	٦α
FIEBR	R_1,M_3,R_2	Load FP Integer (SB)	RRF-e	B357	۵
FIEBRA	R_1, M_3, R_2, M_4	Load FP Integer (SB)	RRF-e	B357	¤Ε
FIER	R ₁ ,R ₂	Load FP Integer (SH)	RRE	B377	۵
FIXBR	R ₁ ,M ₃ ,R ₂	Load FP Integer (EB)	RRF-e	B347	۵
FIXBRA		Load FP Integer (EB)	RRF-e	B347	ΩF
FIXR	R ₁ ,R ₂	Load FP Integer (EH)	RRE	B367	ø
FIXTR	R ₁ ,M ₃ ,R ₂ ,M ₄	Load FP Integer (ED)	RRF-e	B3DF	۵٦
FLOGR	R ₁ ,R ₂	Find Leftmost One	RRE	B983	c E
HDR	R ₁ ,R ₂	Halve (LH)	RR	24	D .
HER	R ₁ ,R ₂	Halve (SH)	RR	34	¤
HSCH	11,112	Halt Subchannel	S	B231	рс
IAC	R ₁	Insert Address Space Control	RRE	B224	qc
IC	$R_1,D_2(X_2,B_2)$	Insert Character	RX-a	43	4.
ICM	$R_1,M_3,D_2(B_2)$	Insert Characters under Mask (low)	RS-b		С
ICMH	$R_1,M_3,D_2(B_2)$ $R_1,M_3,D_2(B_2)$	Insert Characters under Mask (high)		EB80	
ICMY				EB81	
ICY	R ₁ ,M ₃ ,D ₂ (B ₂)	Insert Characters under Mask (low)		E373	
	R ₁ ,D ₂ (X ₂ ,B ₂)	Insert Character			
IDTE	R ₁ ,R ₃ ,R ₂	Invalidate DAT Table Entry		B98E	•
IEDTR	R ₁ ,R ₃ ,R ₂	Insert Biased Exponent (LD←64&LD)		B3F6	
IEXTR	R ₁ ,R ₃ ,R ₂	Insert Biased Exponent (ED←64&ED)		B3FE	
IIHF	R ₁ ,l ₂	Insert Immediate (high)	RIL-a		EI
IIHH	R ₁ ,l ₂	Insert Immediate (high high)	RI-a	A50	N
IIHL	R_1, I_2	Insert Immediate (high low)	RI-a	A51	N
IILF	R_1, I_2	Insert Immediate (low)	RIL-a	C09	ΕI
IILH	R_1,I_2	Insert Immediate (low high)	RI-a	A52	N
IILL	R_1,I_2	Insert Immediate (low low)	RI-a	A53	N
IPK	_	Insert PSW Key	S	B20B	q
IPM	R ₁	Insert Program Mask	RRE	B222	
IPTE	R_1,R_2	Invalidate Page Table Entry	RRF-a		р
IRBM	R_1,R_2	Insert Reference Bits Multiple	RRE	B2AC	pΙ
ISKE	R_1,R_2	Insert Storage Key Extended	RRE	B229	p
IVSK	R_1,R_2	Insert Virtual Storage Key	RRE	B223	q
KDB	$R_1,D_2(X_2,B_2)$	Compare and Signal (LB)	RXE	ED18	¤ c
KDBR	R_1,R_2	Compare and Signal (LB)	RRE	B318	¤ c
KDSA	R ₁ ,R ₂	Compute Digital Signature Authentication	RRE	B93A	
KDTR	R ₁ ,R ₂	Compare and Signal (LD)	RRE	B3E0	
KEB	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare and Signal (SB)	RXE	ED08	
KEBR	R ₁ ,R ₂	Compare and Signal (SB)	RRE	B308	
KIMD	R ₁ ,R ₂	Compute Intermediate Message Digest	RRE	B93E	
KLMD		Compute Last Message Digest	RRE	B93F	
	R ₁ ,R ₂				
KM	R ₁ ,R ₂	Cipher Message with Authoritisation	RRE	B92E	
KMA	R ₁ ,R ₃ ,R ₂	Cipher Message with Authentication Compute Message Authentication Code	RRE	B929 B91E	
KMAC	R_1,R_2				

Class

					Class
Mne-			For-	Op-	&
monic	Operands	Name	mat	code	Notes
KMC	R ₁ ,R ₂	Cipher Message with Chaining	RRE	B92F	¤ c MS
KMCTR	R ₁ ,R ₃ ,R ₂	Cipher Message with Counter			¤ c M4
KMF	R ₁ ,R ₂	Cipher Message with Cipher Feedback	RRE		¤ с М4
KMO KXBR	R ₁ ,R ₂	Cipher Message with Output Feedback	RRE RRE	B348	¤ c M4
KXTR	R ₁ ,R ₂	Compare and Signal (EB)	RRE	B3E8	
L	R_1, R_2 $R_1, D_2(X_2, B_2)$	Compare and Signal (ED) Load (32)	RX-a	58	2011
LA	$R_1,D_2(X_2,B_2)$ $R_1,D_2(X_2,B_2)$	Load Address	RX-a	41	
LAA	$R_1, R_3, D_2(B_2)$	Load and Add (32)		EBF8	n c IA
LAAG	R ₁ ,R ₃ ,D ₂ (B ₂)	Load and Add (64)		EBE8	
LAAL	R ₁ ,R ₃ ,D ₂ (B ₂)	Load and Add Logical (32)		EBFA	
LAALG	R ₁ ,R ₃ ,D ₂ (B ₂)	Load and Add Logical (64)		EBEA	
LAE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Address Extended		51	0
LAEY	$R_1,D_2(X_2,B_2)$	Load Address Extended		E375	¤ GE
LAM	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Access Multiple	RS-a	9A	۵
LAMY	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Access Multiple	RSY-a	EB9A	¤ LD
LAN	R ₁ ,R ₃ ,D ₂ (B ₂)	Load and AND (32)		EBF4	
LANG	R ₁ ,R ₃ ,D ₂ (B ₂)	Load and AND (64)	RSY-a	EBE4	¤сIА
LAO	R ₁ ,R ₃ ,D ₂ (B ₂)	Load and OR (32)	RSY-a	EBF6	¤сIА
LAOG	R ₁ ,R ₃ ,D ₂ (B ₂)	Load and OR (64)	RSY-a	EBE6	¤сIА
LARL	R ₁ ,Rl ₂	Load Address Relative Long	RIL-b	C00	N3
LASP	$D_1(B_1), D_2(B_2)$	Load Address Space Parameters	SSE	E500	рс
LAT	$R_1,D_2(X_2,B_2)$	Load and Trap (32)	RXY-a	E39F	LT
LAX	$R_1, R_3, D_2(B_2)$	Load and Exclusive OR (32)	RSY-a	EBF7	¤сIА
LAXG	$R_1, R_3, D_2(B_2)$	Load and Exclusive OR (64)	RSY-a	EBE7	¤сIА
LAY	$R_1,D_2(X_2,B_2)$	Load Address	RXY-a	E371	LD
LB	$R_1,D_2(X_2,B_2)$	Load Byte (32←8)	RXY-a	E376	LD
LBH	$R_1,D_2(X_2,B_2)$	Load Byte High (32←8)	RXY-a	E3C0	HW
LBR	R_1,R_2	Load Byte (32←8)	RRE	B926	El
LCBB	$R_1,D_2(X_2,B_2),M_3$	Load Count to Block Boundary	RXE	E727	¤ c VF
LCDBR	R_1,R_2	Load Complement (LB)	RRE	B313	ФC
LCDFR	R ₁ ,R ₂	Load Complement (L)	RRE	B373	
LCDR	R ₁ ,R ₂	Load Complement (LH)	RR	23	шС
LCEBR	R ₁ ,R ₂	Load Complement (SB)	RRE	B303	
LCER	R ₁ ,R ₂	Load Complement (SH)	RR	33	ВC
LCGFR	R ₁ ,R ₂	Load Complement (64←32)	RRE	B913	
LCGR	R ₁ ,R ₂	Load Complement (64)	RRE	B903	
LCT	R ₁ ,R ₂	Load Complement (32)	RR RS-a	13	C
LCTL LCTLG	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Control (32)		B7 EB2F	p n N
LCXBR	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Control (64) Load Complement (EB)	RRE	B343	
LCXBN	R ₁ ,R ₂ R ₁ ,R ₂	Load Complement (EH)	RRE	B363	
LD	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (L)	RX-a	68	D D
LDE	$R_1,D_2(X_2,B_2)$ $R_1,D_2(X_2,B_2)$	Load Lengthened (LH←SH)	RXE	ED24	
LDEB	$R_1,D_2(X_2,B_2)$ $R_1,D_2(X_2,B_2)$	Load Lengthened (LB←SB)	RXE	ED04	
LDEBR	R ₁ ,R ₂	Load Lengthened (LB←SB)	RRE	B304	۵
LDER	R ₁ ,R ₂	Load Lengthened (LH←SH)	RRE	B324	
LDETR	R ₁ ,R ₂ ,M ₄	Load Lengthened (LD←SD)		B3D4	
LDGR	R ₁ ,R ₂	Load FPR from GR (L←64)	RRE	B3C1	
LDR	R ₁ ,R ₂	Load (L)	RR	28	D
LDXBR	R ₁ ,R ₂	Load Rounded (LB←EB)	RRE	B345	
LDXBRA		Load Rounded (LB←EB)		B345	
LDXR	R ₁ ,R ₂	Load Rounded (LH←EH)	RR	25	۵
LDXTR	R ₁ ,M ₃ ,R ₂ ,M ₄	Load Rounded (LD←ED)	RRF-e	B3DD	¤ TF
LDY	$R_1,D_2(X_2,B_2)$	Load (L)		ED65	
LE	$R_1,D_2(X_2,B_2)$	Load (S)	RX-a	78	۵
LEDBR	R ₁ ,R ₂	Load Rounded (SB←LB)	RRE	B344	۵
LEDBRA	$R_1,\!M_3,\!R_2,\!M_4$	Load Rounded (SB←LB)	RRF-e	B344	۵F
LEDR	R_1,R_2	Load Rounded (SH←LH)	RR	35	۵
LEDTR	R_1,M_3,R_2,M_4	Load Rounded (SD←LD)	RRF-e	B3D5	¤ TF

Mne- monic	Operands	Name	For- mat	Op- code	Class & Notes
LER	R ₁ ,R ₂	Load (S)	RR	38	۵
LEXBR	R_1,R_2	Load Rounded (SB←EB)	RRE	B346	۵
LEXBRA	R_1, M_3, R_2, M_4	Load Rounded (SB←EB)	RRF-e	B346	۵F
LEXR	R_1,R_2	Load Rounded (SH←EH)	RRE	B366	۵
LEY	$R_1,D_2(X_2,B_2)$	Load (S)	RXY-a	ED64	¤ LD
LFAS	$D_2(B_2)$	Load FPC and Signal	S	B2BD	¤ XF
LFH	$R_1,D_2(X_2,B_2)$	Load High (32)	RXY-a	E3CA	HW
LFHAT	$R_1,D_2(X_2,B_2)$	Load and Trap (32H←32)	RXY-a	E3C8	LT
LFPC	$D_2(B_2)$	Load FPC	S	B29D	۵
LG	$R_1,D_2(X_2,B_2)$	Load (64)	RXY-a	E304	N
LGAT	$R_1,D_2(X_2,B_2)$	Load and Trap (64)	RXY-a	E385	LT
LGB	$R_1,D_2(X_2,B_2)$	Load Byte (64←8)	RXY-a	E377	LD
LGBR	R_1,R_2	Load Byte (64←8)	RRE	B906	El
LGDR	R_1,R_2	Load GR from FPR (64←L)	RRE	B3CD	¤ FG
LGF	$R_1,D_2(X_2,B_2)$	Load (64←32)	RXY-a	E314	N
LGFI	R_1,I_2	Load Immediate (64←32)	RIL-a	C01	El
LGFR	R_1,R_2	Load (64←32)	RRE	B914	N
LGFRL	R ₁ ,RI ₂	Load Relative Long (64←32)	RIL-b	C4C	GE
LGG	$R_1,D_2(X_2,B_2)$	Load guarded (64)	RXY-a	E34C	¤ GF
LGH	$R_1,D_2(X_2,B_2)$	Load Halfword (64←16)	RXY-a	E315	N
LGHI	R_1,I_2	Load Halfword Immediate (64←16)	RI-a	A79	N
LGHR	R_1,R_2	Load Halfword (64←16)	RRE	B907	El
LGHRL	R ₁ ,RI ₂	Load Halfword Relative Long (64←16)	RIL-b	C44	GE
LGR	R ₁ ,R ₂	Load (64)	RRE	B904	N
LGRL	R ₁ ,RI ₂	Load Relative Long (64)	RIL-b	C48	GE
LGSC	$R_1,D_2(X_2,B_2)$	Load guarded storage controls	RXY-a	E34D	¤ GF
LH	$R_1,D_2(X_2,B_2)$	Load Halfword (32←16)	RX-a	48	
LHH	$R_1,D_2(X_2,B_2)$	Load Halfword High (32←16)	RXY-a	E3C4	HW
LHI	R_1,I_2	Load Halfword Immediate (32←16)	RI-a	A78	
LHR	R ₁ ,R ₂	Load Halfword (32←16)	RRE	B927	El
LHRL	R ₁ ,RI ₂	Load Halfword Relative Long (32←16)	RIL-b	C45	GE
LHY	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Halfword (32←16)	RXY-a	E378	LD
LLC	$R_1,D_2(X_2,B_2)$	Load Logical Character (32←8)	RXY-a	E394	El
LLCH	$R_1,D_2(X_2,B_2)$	Load Logical Character High (32←8)	RXY-a	E3C2	HW
LLCR	R_1,R_2	Load Logical Character (32←8)	RRE	B994	El
LLGC	$R_1, D_2(X_2, B_2)$	Load Logical Character (64←8)	RXY-a	E390	N
LLGCR	R ₁ ,R ₂	Load Logical Character (64←8)	RRE	B984	El
LLGF	$R_1,D_2(X_2,B_2)$	Load Logical (64←32)	RXY-a	E316	N
LLGFAT	$R_1,D_2(X_2,B_2)$	Load and Trap (64←32)	RXY-a	E39D	LT
LLGFR	R ₁ ,R ₂	Load Logical (64←32)	RRE	B916	N
LLGFRL	R ₁ ,RI ₂	Load Logical Relative Long (64←32)	RIL-b	C4E	GE
LLGFSG	R ₁ ,D ₂ (X ₂ ,B ₂)	Load logical and shift guarded (64←32)	RXY-a	E348	¤ GF
LLGH	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Logical Halfword (64←16)	RXY-a	E391	N
LLGHR	R ₁ ,R ₂	Load Logical Halfword (64←16)	RRE	B985	El
LLGHRL		Load Logical Halfword Relative Long (64←16)	RIL-b		GE
LLGT	$R_1,D_2(X_2,B_2)$	Load Logical Thirty One Bits (64←31)	RXY-a	E317	N
LLGTAT	$R_1,D_2(X_2,B_2)$	Load Logical Thirty One Bits and Trap (64←31)	RXY-a	E39C	LT
LLGTR	R_1,R_2	Load Logical Thirty One Bits (64←31)	RRE	B917	N
LLH	$R_1,D_2(X_2,B_2)$	Load Logical Halfword (32←16)	RXY-a	E395	El
LLHH	$R_1,D_2(X_2,B_2)$	Load Logical Halfword High (32←16)	RXY-a	E3C6	HW
LLHR	R_1,R_2	Load Logical Halfword (32←16)	RRE	B995	El
LLHRL	R ₁ ,RI ₂	Load Logical Halfword Relative Long (32←16)	RIL-b	C42	GE
LLIHF	R_1, I_2	Load Logical Immediate (high)	RIL-a	C0E	EI
LLIHH	R_1, I_2	Load Logical Immediate (high high)	RI-a	A5C	N
LLIHL	R_1,I_2	Load Logical Immediate (high low)	RI-a	A5D	N
LLILF	R_1,I_2	Load Logical Immediate (low)	RIL-a	C0F	El
LLILH	R_1,I_2	Load Logical Immediate (low high)	RI-a	A5E	N
LLILL	R_1,I_2	Load Logical Immediate (low low)	RI-a	A5F	N

					Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
LLZRGF	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Logical and Zero Rightmost Byte (32)			LZ
LM	R ₁ ,R ₃ ,D ₂ (B ₂)	Load Multiple (32)	RS-a	98	
LMD	$R_1, R_3, D_2(B_2), D_4(B_4)$	Load Multiple Disjoint (64←32&32)	SS-e	EF	¤И
LMG	$R_1, R_3, D_2(B_2)$	Load Multiple (64)	RSY-a	EB04	N
LMH	$R_1, R_3, D_2(B_2)$	Load Multiple High	RSY-a	EB96	N
LMY	$R_1, R_3, D_2(B_2)$	Load Multiple (32)	RSY-a	EB98	LD
LNDBR	R ₁ ,R ₂	Load Negative (LB)	RRE	B311	ВC
LNDFR	R ₁ ,R ₂	Load Negative (L)	RRE	B371	¤ FS
LNDR	R ₁ ,R ₂	Load Negative (LH)	RR	21	a C
LNEBR LNER	R ₁ ,R ₂	Load Negative (SB)	RRE	B301	Ω C
LNER	R ₁ ,R ₂ R ₁ ,R ₂	Load Negative (SH) Load Negative (64←32)	RR RRE	31 B911	¤ c c N
LNGR	R ₁ ,R ₂	Load Negative (64)	RRE	B901	c N
LNR	R ₁ ,R ₂	Load Negative (32)	RR	11	C
LNXBR	R ₁ ,R ₂	Load Negative (EB)	RRE	B341	αс
LNXR	R ₁ ,R ₂	Load Negative (EH)	RRE	B361	пс
LOC	R ₁ ,D ₂ (B ₂),M ₃	Load on Condition (32)	RSY-b		
LOCFH	R ₁ ,D ₂ (B ₂),M ₃	Load High on Condition (32)	RSY-b		
	R ₁ ,R ₂ ,M ₃	Load High on Condition (32)	RRF-c		
LOCG	R ₁ ,D ₂ (B ₂),M ₃	Load on Condition (64)	RSY-b	EBE2	L1
LOCGHI	R ₁ ,I ₂ ,M ₃	Load Halfword Immediate on Condition (64←16)	RIE-g	EC46	L2
LOCGR	R_1,R_2,M_3	Load on Condition (64)	RRF-c		
	R ₁ ,I ₂ ,M ₃	Load Halfword High Immediate on Condition (32←16)	RIE-g		
LOCHI	R ₁ ,I ₂ ,M ₃	Load Halfword Immediate on Condition (32←16)	RIE-g		
LOCR	R ₁ ,R ₂ ,M ₃	Load on Condition (32)	RRF-c		
LPD	R ₃ ,D ₁ (B ₁),D ₂ (B ₂)	Load Parities (LR)	SSF	C84	c IA
LPDBR LPDFR	R ₁ ,R ₂	Load Positive (LB)	RRE RRE	B310	¤ c ¤ FS
LPDFR	R ₁ ,R ₂	Load Positive (L) Load Pair Disjoint (64)	SSF	B370 C85	c IA
LPDR	$R_3,D_1(B_1),D_2(B_2)$ R_1,R_2	Load Positive (LH)	RR	20	¤ C
LPEBR	R ₁ ,R ₂	Load Positive (SB)	RRE	B300	ФC
LPER	R ₁ ,R ₂	Load Positive (SH)	RR	30	пс
LPGFR	R ₁ ,R ₂	Load Positive (64←32)	RRE	B910	
LPGR	R ₁ ,R ₂	Load Positive (64)	RRE	B900	
LPQ	$R_1, D_2(X_2, B_2)$	Load Pair from Quadword (64&64←128)	RXY-a		пN
LPR	R ₁ ,R ₂	Load Positive (32)	RR	10	С
LPSW	D ₂ (B ₂)	Load PSW	SI	82	p n
LPSWE	D ₂ (B ₂)	Load PSW Extended	S	B2B2	pnN
LPTEA	R_1, R_3, R_2, M_4	Load Page-Table-Entry Address	RRF-b	B9AA	p c D2
LPXBR	R_1,R_2	Load Positive (EB)	RRE	B340	Ω C
LPXR	R_1,R_2	Load Positive (EH)	RRE	B360	Ω C
LR	R_1,R_2	Load (32)	RR	18	
LRA	$R_1,D_2(X_2,B_2)$	Load Real Address (32)	RX-a	B1	рс
LRAG	$R_1, D_2(X_2, B_2)$	Load Real Address (64)	RXY-a		pcN
LRAY	$R_1,D_2(X_2,B_2)$	Load Real Address (32)	RXY-a		pcLD
LRDR	R ₁ ,R ₂	Load Rounded (LH←EH)	RR	25	۵
LRER	R ₁ ,R ₂	Load Rounded (SH←LH)	RR	35	0
LRL	R ₁ ,Rl ₂	Load Relative Long (32)	RIL-b		GE
LRV	$R_1, D_2(X_2, B_2)$	Load Reversed (32)	RXY-a		
LRVG	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Reversed (64)	RXY-a RRE		N N
LRVGR LRVH	R ₁ ,R ₂	Load Reversed (64)	RXY-a	B90F	
LRVR	$R_1, D_2(X_2, B_2)$ R_1, R_2	Load Reversed (16) Load Reversed (32)	RRE	B91F	
LT	R_1, R_2 $R_1, D_2(X_2, B_2)$	Load and Test (32)	RXY-a		
LTDBR	R ₁ ,R ₂	Load and Test (LB)	RRE	B312	
LTDR	R ₁ ,R ₂	Load and Test (LH)	RR	22	пс
LTDTR	R ₁ ,R ₂	Load and Test (LD)	RRE		¤ c TF
LTEBR	R ₁ ,R ₂	Load and Test (SB)	RRE	B302	
	17.72				

_			_	_	Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
LTER	R_1,R_2	Load and Test (SH)	RR	32	Ω C
LTG	$R_1, D_2(X_2, B_2)$	Load and Test (64)	RXY-a		c EI
LTGF	$R_1,D_2(X_2,B_2)$	Load And Test (64←32)	RXY-a		
LTGFR	R ₁ ,R ₂	Load and Test (64←32)	RRE	B912	
LTGR	R ₁ ,R ₂	Load and Test (64)	RRE	B902	
LTR	R ₁ ,R ₂	Load and Test (32)	RR	12	С
LTXBR	R ₁ ,R ₂	Load and Test (EB)	RRE	B342	
LTXR	R ₁ ,R ₂	Load and Test (EH)	RRE	B362	
LTXTR	R ₁ ,R ₂	Load and Test (ED)	RRE		¤ c TF
LURA	R ₁ ,R ₂	Load Using Real Address (32)	RRE	B24B	
LURAG	R ₁ ,R ₂	Load Using Real Address (64) Load Lengthened (EH←LH)	RRE	B905 ED25	
LXD LXDB	$R_1, D_2(X_2, B_2)$	Load Lengthened (EB←LB)	RXE RXE	ED25	
LXDBR	$R_1,D_2(X_2,B_2)$	Load Lengthened (EB←LB)	RRE	B305	D D
LXDBN	R ₁ ,R ₂ R ₁ ,R ₂	Load Lengthened (EH←LH)	RRE	B325	
LXDTR	R ₁ ,R ₂ ,M ₄	Load Lengthened (ED←LD)	RRF-d		
LXE	R ₁ ,D ₂ (X ₂ ,B ₂)	Load Lengthened (EH←SH)	RXE	ED26	
LXEB	$R_1,D_2(X_2,B_2)$ $R_1,D_2(X_2,B_2)$	Load Lengthened (EB←SB)	RXE	ED06	
LXEBR	R ₁ ,R ₂	Load Lengthened (EB←SB)	RRE		D D
LXER	R ₁ ,R ₂	Load Lengthened (EH←SH)	RRE		۵
LXR	R ₁ ,R ₂	Load (E)	RRE	B365	D D
LY	R ₁ ,D ₂ (X ₂ ,B ₂)	Load (32)	RXY-a		LD
LZDR	R ₁	Load Zero (L)	RRE		ū
LZER	R ₁	Load Zero (S)	RRE	B374	
LZRF	$R_1,D_2(X_2,B_2)$	Load and Zero Rightmost Byte (32)	RXY-a		
LZRG	$R_1,D_2(X_2,B_2)$	Load and Zero Rightmost Byte (64)	RXY-a		
LZXR	R ₁	Load Zero (E)	RRE	B376	
M	$R_1,D_2(X_2,B_2)$	Multiply (64←32)	RX-a	5C	
MAD	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (LH)	RXF	ED3E	αНМ
MADB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (LB)	RXF	ED1E	
MADBR	R ₁ ,R ₃ ,R ₂	Multiply and Add (LB)	RRD	B31E	
MADR	R ₁ ,R ₃ ,R ₂	Multiply and Add (LH)	RRD	B33E	
MAE	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (SH)	RXF	ED2E	
MAEB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Add (SB)	RXF	ED0E	۵
MAEBR	R ₁ ,R ₃ ,R ₂	Multiply and Add (SB)	RRD	B30E	۵
MAER	R ₁ ,R ₃ ,R ₂	Multiply and Add (SH)	RRD	B32E	¤ HM
MAY	$R_1, R_3, D_2(X_2, B_2)$	Multiply and Add Unnormalized (EH←LH)	RXF	ED3A	¤ UE
MAYH	$R_1, R_3, D_2(X_2, B_2)$	Multiply and Add Unnormalized (EH _H ←LH)	RXF	ED3C	¤ UE
MAYHR	R ₁ ,R ₃ ,R ₂	Multiply and Add Unnormalized (EH _H ←LH)	RRD	B33C	¤ UE
MAYL	$R_1,R_3,D_2(X_2,B_2)$	Multiply and Add Unnormalized (EH _L ←LH)	RXF	ED38	¤ UE
MAYLR	R_1,R_3,R_2	Multiply and Add Unnormalized (EH $_L$ ←LH)	RRD	B338	¤ UE
MAYR	R_1,R_3,R_2	Multiply and Add Unnormalized (EH←LH)	RRD	B33A	¤ UE
MC	$D_1(B_1), I_2$	Monitor Call	SI	AF	۵
MD	$R_1,D_2(X_2,B_2)$	Multiply (LH)	RX-a	6C	۵
MDB	$R_1,D_2(X_2,B_2)$	Multiply (LB)	RXE	ED1C	۵
MDBR	R_1,R_2	Multiply (LB)	RRE	B31C	۵
MDE	$R_1,D_2(X_2,B_2)$	Multiply (LH←SH)	RX-a	7C	۵
MDEB	$R_1,D_2(X_2,B_2)$	Multiply (LB←SB)	RXE	ED0C	۵
MDEBR	R_1,R_2	Multiply (LB←SB)	RRE	B30C	۵
MDER	R_1,R_2	Multiply (LH←SH)	RR	3C	۵
MDR	R_1,R_2	Multiply (LH)	RR	2C	۵
MDTR	R_1,R_2,R_3	Multiply (LD)	RRF-a		
MDTRA	R_1, R_2, R_3, M_4	Multiply (LD)	RRF-a		
ME	$R_1, D_2(X_2, B_2)$	Multiply (LH←SH)	RX-a	7C	Ø
MEE	$R_1, D_2(X_2, B_2)$	Multiply (SH)	RXE	ED37	
MEEB	$R_1, D_2(X_2, B_2)$	Multiply (SB)	RXE	ED17	
MEEBR	R ₁ ,R ₂	Multiply (SB)	RRE	B317	۵
MEER	R ₁ ,R ₂	Multiply (SH)	RRE	B337	۵
MER	R ₁ ,R ₂	Multiply (LH←SH)	RR	3C	ū
MFY	$R_1, D_2(X_2, B_2)$	Multiply (64←32)	RXY-a	E35C	GE

Mno			E	٥	Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
MG	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (128←64)	RXY-a	E384	MI2
MGH	$R_1,D_2(X_2,B_2)$	Multiply Halfword(64←16)	RXY-a	E33C	MI2
MGHI	R_1,I_2	Multiply Halfword Immediate (64←16)	RI-a	A7D	N
MGRK	R ₁ ,R ₂ ,R ₃	Multiply (128←64)	RRF-a	B9EC	MI2
MH	$R_1,D_2(X_2,B_2)$	Multiply Halfword (32←16)	RX-a	4C	
MHI	R_1,I_2	Multiply Halfword Immediate (32←16)	RI-a	A7C	
MHY	$R_1,D_2(X_2,B_2)$	Multiply Halfword (64←16)	RXY-a	E37C	GE
ML	$R_1,D_2(X_2,B_2)$	Multiply Logical (64←32)	RXY-a	E396	N3
MLG	$R_1,D_2(X_2,B_2)$	Multiply Logical (128←64)	RXY-a	E386	N
MLGR	R_1,R_2	Multiply Logical (128←64)	RRE	B986	N
MLR	R_1,R_2	Multiply Logical (64←32)	RRE	B996	N3
MP	$D_1(L_1, B_1), D_2(L_2, B_2)$	Multiply Decimal	SS-b	FC	۵
MR	R_1,R_2	Multiply (64←32)	RR	1C	
MS	$R_1,D_2(X_2,B_2)$	Multiply Single (32)	RX-a	71	
MSC	$R_1,D_2(X_2,B_2)$	Multiply Single (32)	RXY-a	E353	c MI2
MSCH	D ₂ (B ₂)	Modify Subchannel	S	B232	рс
MSD	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Subtract (LH)	RXF	ED3F	m HM
MSDB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Subtract (LB)	RXF	ED1F	۵
MSDBR	R ₁ ,R ₃ ,R ₂	Multiply and Subtract (LB)	RRD	B31F	۵
MSDR	R ₁ ,R ₃ ,R ₂	Multiply and Subtract (LH)	RRD	B33F	¤ HM
MSE	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Subtract (SH)	RXF	ED2F	mH ¤
MSEB	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply and Subtract (SB)	RXF	ED0F	۵
MSEBR	R ₁ ,R ₃ ,R ₂	Multiply and Subtract (SB)	RRD	B30F	
MSER	R ₁ ,R ₃ ,R ₂	Multiply and Subtract (SH)	RRD	B32F	
MSFI	R ₁ ,I ₂	Multiply Single Immediate (32)	RIL-a	C21	GE
MSG	$R_1,D_2(X_2,B_2)$	Multiply Single (64)	RXY-a		
MSGC	$R_1,D_2(X_2,B_2)$	Multiply Single (64)	RXY-a		
MSGF	$R_1,D_2(X_2,B_2)$	Multiply Single (64←32)	RXY-a		
MSGFI	R ₁ ,I ₂	Multiply Single Immediate (64←32)	RIL-a		GE
MSGFR	R ₁ ,R ₂	Multiply Single (64←32)	RRE	B91C	
MSGR	R ₁ ,R ₂	Multiply Single (64)	RRE	B90C	
MSGRKC		Multiply Single (64)	RRF-a		
MSR	R ₁ ,R ₂	Multiply Single (32)	RRE	B252	CIVIIZ
MSRKC	R ₁ ,R ₂ ,R ₃	Multiply Single (32)	RRF-a		o MIO
MSTA	R ₁	Modify Stacked State	RRE	B247	D
MSY	$R_1,D_2(X_2,B_2)$	Multiply Single (32)	RXY-a		LD
MVC		Move (character)	SS-a	D2	ū
MVCDK	D ₁ (L,B ₁),D ₂ (B ₂)	Move with Destination Key	SSE	E50F	
MVCIN	D ₁ (B ₁),D ₂ (B ₂)	Move Inverse	SS-a	E8	q a
	D ₁ (L,B ₁),D ₂ (B ₂)		SS-d		
MVCK	$D_1(R_1,B_1),D_2(B_2),R_3$		RR	D9	q c
MVCLE	R ₁ ,R ₂	Move Long		0E	i¤c
MVCLE	R ₁ ,R ₃ ,D ₂ (B ₂)	Move Long Extended	RS-a	A8	¤ C
MVCLU	R ₁ ,R ₃ ,D ₂ (B ₂)	Move Long Unicode			¤ c E2
MVCOS	D ₁ (B ₁),D ₂ (B ₂),R ₃	Move with Optional Specifications	SSF	C80	q c MC
MVCP	$D_1(R_1,B_1),D_2(B_2),R_3$		SS-d	DA	q c
MVCRL	D ₁ (B ₁),D ₂ (B ₂)	Move Right to Left	SSE	E50A	
MVCS	$D_1(R_1,B_1),D_2(B_2),R_3$		SS-d	DB	q c
MVCSK	$D_1(B_1), D_2(B_2)$	Move with Source Key	SSE	E50E	
MVGHI	D ₁ (B ₁),l ₂	Move (64←16)	SIL	E548	GE
MVHHI	D ₁ (B ₁),l ₂	Move (16←16)	SIL	E544	
MVHI	D ₁ (B ₁),l ₂	Move (32←16)	SIL	E54C	GE
MVI	D ₁ (B ₁),l ₂	Move Immediate	SI	92	
MVIY	$D_1(B_1), I_2$	Move Immediate	SIY	EB52	
MVN	$D_1(L,B_1),D_2(B_2)$	Move Numerics	SS-a	D1	۵
MVO	$D_1(L_1,\!B_1),\!D_2(L_2,\!B_2)$	Move with Offset	SS-b	F1	۵
MVPG	R_1,R_2	Move Page	RRE	B254	q c
MVST	R ₁ ,R ₂	Move String	RRE	B255	ΩС
MVZ	$D_1(L,B_1),D_2(B_2)$	Move Zones	SS-a	D3	۵
MXBR	R_1,R_2	Multiply (EB)	RRE	B34C	۵
MXD	$R_1,D_2(X_2,B_2)$	Multiply (EH←LH)	RX-a	67	ø

	Mne-			For-	Ор-	Class &
	monic	Operands	Name	mat	code	Notes
	MXDB	$R_1,D_2(X_2,B_2)$	Multiply (EB←LB)	RXE	ED07	۵
	MXDBR	R_1,R_2	Multiply (EB←LB)	RRE	B307	۵
	MXDR	R ₁ ,R ₂	Multiply (EH←LH)	RR	27	۵
	MXR	R ₁ ,R ₂	Multiply (EH)	RR	26	α
	MXTR	R ₁ ,R ₂ ,R ₃	Multiply (ED)	RRF-a		
	MXTRA	R ₁ ,R ₂ ,R ₃ ,M ₄	Multiply (ED)	RRF-a		
	MY	$R_1, R_3, D_2(X_2, B_2)$	Multiply Unnormalized (EH←LH)	RXF	ED3B	
	MYH MYHR	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Multiply Unnormalized (EH _H ←LH)	RXF RRD	ED3D B33D	
	MYL	R ₁ ,R ₃ ,R ₂	Multiply Unnormalized (EH _H ←LH) Multiply Unnormalized (EH _L ←LH)	RXF	ED39	
	MYLR	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂) R ₁ ,R ₃ ,R ₂	Multiply Unnormalized (EH _L ←LH)	RRD	B339	
	MYR	R ₁ ,R ₃ ,R ₂	Multiply Unnormalized (EH←LH)	RRD	B33B	
	N	$R_1, D_2(X_2, B_2)$	AND (32)	RX-a	54	C
	NC	D ₁ (L,B ₁),D ₂ (B ₂)	AND (character)	SS-a	D4	αс
	NCGRK	R ₁ ,R ₂ ,R ₃	AND with Complement (64)	RRF-a	B9E5	c MI3
	NCRK	R ₁ ,R ₂ ,R ₃	AND with Complement (32)	RRF-a	B9F5	c MI3
_	NG	$R_1,D_2(X_2,B_2)$	AND (64)	RXY-a	E380	c N
	NGR	R ₁ ,R ₂	AND (64)	RRE	B980	c N
	NGRK	R ₁ ,R ₂ ,R ₃	AND (64)	RRF-a	B9E4	c DO
	NI	$D_1(B_1), I_2$	AND Immediate	SI	94	С
	NIAI	l ₁ ,l ₂	Next Instruction Access Intent	ΙE	B2FA	
	NIHF	R ₁ ,I ₂	AND Immediate (high)	RIL-a	C0A	c El
	NIHH	R ₁ ,l ₂	AND Immediate (high high)	RI-a	A54	c N
	NIHL	R ₁ ,l ₂	AND Immediate (high low)	RI-a	A55	c N
	NILF	R ₁ ,l ₂	AND Immediate (low)	RIL-a	C0B	c El
	NILH	R ₁ ,l ₂	AND Immediate (low high)	RI-a	A56	c N
	NILL NIY	R_1, I_2 $D_1(B_1), I_2$	AND Immediate (low low) AND Immediate	RI-a SIY	A57 EB54	c N
	NNGRK	R ₁ ,R ₂ ,R ₃	NAND (64)	RRF-a		c MI3
	NNRK	R ₁ ,R ₂ ,R ₃	NAND (32)	RRF-a		
	NOGRK	R ₁ ,R ₂ ,R ₃	NOR (64)	RRF-a		c MI3
	NORK	R ₁ ,R ₂ ,R ₃	NOR (32)	RRF-a		c MI3
•	NR	R ₁ ,R ₂	AND (32)	RR	14	С
	NRK	R ₁ ,R ₂ ,R ₃	AND (32)	RRF-a	B9F4	c DO
	NTSTG	$R_1,D_2(X_2,B_2)$	Nontransactional Store (64)	RXY-a	E325	¤ TX
ı	NXGRK	R_1, R_2, R_3	NOT Exclusive OR (64)	RRF-a	B967	c MI3
	NXRK	R ₁ ,R ₂ ,R ₃	NOT Exclusive OR (32)	RRF-a	B977	c MI3
	NY	$R_1,D_2(X_2,B_2)$	AND (32)	RXY-a	E354	c LD
	0	$R_1,D_2(X_2,B_2)$	OR (32)	RX-a	56	С
	OC	$D_1(L,B_1),D_2(B_2)$	OR (character)	SS-a	D6	шС
	OCGRK	R ₁ ,R ₂ ,R ₃	OR with Complement (64)	RRF-a		
ı	OCRK	R ₁ ,R ₂ ,R ₃	OR with Complement (32)	RRF-a		c MI3
	OG	$R_1, D_2(X_2, B_2)$	OR (64)	RXY-a RRE		c N
	OGR OGRK	R ₁ ,R ₂ R ₁ ,R ₂ ,R ₃	OR (64) OR (64)	RRF-a	B981	c N
	Ol	D ₁ (B ₁),l ₂	OR Immediate	SI	96	С
	OIHF	R ₁ ,I ₂	OR Immediate (high)	RIL-a	COC	c El
	OIHH	R ₁ ,I ₂	OR Immediate (high high)	RI-a	A58	c N
	OIHL	R ₁ ,I ₂	OR Immediate (high low)	RI-a	A59	c N
	OILF	R ₁ ,I ₂	OR Immediate (low)	RIL-a	COD	c El
	OILH	R ₁ ,I ₂	OR Immediate (low high)	RI-a	A5A	c N
	OILL	R ₁ ,I ₂	OR Immediate (low low)	RI-a	A5B	c N
	OIY	$D_1(B_1),I_2$	OR Immediate	SIY	EB56	c LD
	OR	R ₁ ,R ₂	OR (32)	RR	16	С
	ORK	R_1, R_2, R_3	OR (32)	RRF-a		c DO
	OY	$R_1, D_2(X_2, B_2)$	OR (32)	RXY-a		c LD
	PACK	$D_{1}(L_{1},\!B_{1}),\!D_{2}(L_{2},\!B_{2})$		SS-b	F2	۵
	PALB	D (D)	Purge ALB	RRE	B248	p
	PC	$D_2(B_2)$	Program Call	S	B218	q n = M4
	PCC		Perform Cryptographic Computation	RRE	D92U	¤ c M4

					Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
PCKMO	Operanus	Perform Crypto. Key Mgmt. Operations	RRE	B928	M3
PFD	$M_1,D_2(X_2,B_2)$	Prefetch Data	RXY-b		¤ GE
PFDRL	M ₁ ,Rl ₂	Prefetch Data Relative Long	RIL-c	C62	¤ GE
PFMF	R ₁ ,R ₂	Perform Frame Management Function	RRE	B9AF	
PFPO	1, 2	Perform Floating-Point Operation	Е	010A	
PGIN	R_1,R_2	Page In	RRE		pcES
PGOUT	R ₁ ,R ₂	Page Out	RRE	B22F	p c ES
PKA	$D_1(B_1), D_2(L_2, B_2)$	Pack ASCII	SS-f	E9	¤ E2
PKU	$D_1(B_1), D_2(L_2, B_2)$	Pack Unicode	SS-f	E1	¤ E2
PLO	$R_1,D_2(B_2),R_3,D_4(B_4)$	Perform Locked Operation	SS-e	EE	αс
POPCNT	$R_1, R_2[, M_3]$	Population Count	RRF-c	B9E1	c PK
PPA	R_1, R_2, M_3	Perform Processor Assist	RRF-c	B2E8	PA
PR		Program Return	Е	0101	q n
PRNO	R_1,R_2	Perform Random Number Operation	RRE	B93C	M5
PT	R_1,R_2	Program Transfer	RRE	B228	q
PTF	R ₁	Perform Topology Function	RRE	B9A2	срСТ
PTFF		Perform Timing-Facility Function	E	0104	q c
PTI	R_1,R_2	Program Transfer with Instance	RRE	B99E	
PTLB	D D D M	Purge TLB	S	B20D	
QADTR	R ₁ ,R ₃ ,R ₂ ,M ₄	Quantize (LD)	RRF-b		
QAXTR	R_1, R_3, R_2, M_4	Quantize (ED)	RRF-b		
RCHP RISBG	R ₁ ,R ₂ ,I ₃ ,I ₄ [,I ₅]	Reset Channel Path Rotate then Insert Selected Bits (64)	S RIE-f	B23B EC55	
RISBGN	1 2 0 1- 0-	Rotate then Insert Selected Bits (64)	RIE-I	EC59	
RISBHG	17 27 37 417 33	Rotate then Insert Selected Bits (94)	RIE-f	EC5D	
RISBLG	R ₁ ,l ₂ ,l ₃ ,l ₄ [,l ₅]	Rotate then Insert Selected Bits Low (32)	RIE-f	EC51	
RLL	R ₁ ,R ₃ ,D ₂ (B ₂)	Rotate Left Single Logical (32)		EB1D	
RLLG	R ₁ ,R ₃ ,D ₂ (B ₂)	Rotate Left Single Logical (64)		EB1C	
RNSBG	R ₁ ,R ₂ ,I ₃ ,I ₄ [,I ₅]	Rotate then AND Selected Bits (64)	RIE-f		
ROSBG	R ₁ ,R ₂ ,I ₃ ,I ₄ [,I ₅]	Rotate then OR Selected Bits (64)	RIE-f	EC56	
RP	D ₂ (B ₂)	Resume Program	S	B277	g n
RRBE	R ₁ ,R ₂	Reset Reference Bit Extended	RRE	B22A	
RRBM	R ₁ ,R ₂	Reset Reference Bits Multiple	RRE	B9AE	
RRDTR	R ₁ ,R ₂ ,R ₂ ,M ₄	Reround (LD)	RRF-b		
RRXTR	R ₁ ,R ₃ ,R ₂ ,M ₄	Reround (ED)	RRF-b		
RSCH	111,113,112,1114	Resume Subchannel	S	B238	pc
RXSBG	$R_1, R_2, I_3, I_4[, I_5]$	Rotate then Exclusive OR Selected Bits (64)	RIE-f	EC57	
S	$R_1,D_2(X_2,B_2)$	Subtract (32)	RX-a	5B	С
SAC	$D_2(B_2)$	Set Address Space Control	S	B219	q
SACF	$D_2(B_2)$	Set Address Space Control Fast	S	B279	q
SAL		Set Address Limit	S	B237	p
SAM24		Set Addressing Mode (24)	E	010C	
SAM31 SAM64		Set Addressing Mode (31) Set Addressing Mode (64)	E E	010D 010E	
SAR	R ₁ ,R ₂	Set Access	RRE	B24E	
SCHM	,,2	Set Channel Monitor	S	B23C	
SCK	$D_2(B_2)$	Set Clock	S	B204	рс
SCKC	D ₂ (B ₂)	Set Clock Comparator	S	B206	p
SCKPF	2. 2.	Set Clock Programmable Field	Е	0107	p
SD	$R_1,D_2(X_2,B_2)$	Subtract Normalized (LH)	RX-a	6B	¤ C
SDB	$R_1,D_2(X_2,B_2)$	Subtract (LB)	RXE	ED1B	шС
SDBR	R_1,R_2	Subtract (LB)	RRE	B31B	шС
SDR	R ₁ ,R ₂	Subtract Normalized (LH)	RR	2B	шС
SDTR	R ₁ ,R ₂ ,R ₃	Subtract (LD)	RRF-a	B3D3	¤ c TF
SDTRA	R ₁ ,R ₂ ,R ₃ ,M ₄	Subtract (LD)	RRF-a	B3D3	¤сF
SE	$R_1, D_2(X_2, B_2)$	Subtract Normalized (SH)	RX-a	7B	шС
SEB	$R_1, D_2(X_2, B_2)$	Subtract (SB)	RXE	ED0B	шС
SEBR	R_1,R_2	Subtract (SB)	RRE	B30B	шС
SELFHR		Select High (32)	RRF-a	B9C0	MI3
SELGR	R_1, R_2, R_3, M_4	Select (64)	RRF-a	B9E3	MI3
SELR	R_1, R_2, R_3, M_4	Select (32)	RRF-a	B9F0	MI3

Mne-			For-	Ор-	Class &
monic	Operands	Name	mat	code	Notes
SER	R ₁ ,R ₂	Subtract Normalized (SH)	RR	3B	шС
SFASR	R ₁	Set FPC and Signal	RRE	B385	¤ XF
SFPC	R ₁	Set FPC	RRE	B384	
SG	$R_1, D_2(X_2, B_2)$	Subtract (64)	RXY-a RXY-a		
SGF SGFR	$R_1, D_2(X_2, B_2)$	Subtract (64←32)	RRE	B919	
SGH	R ₁ ,R ₂	Subtract (64←32) Subtract Halfword (64←16)	RXY-a		
SGR	$R_1, D_2(X_2, B_2)$ R_1, R_2	Subtract (64)	RRE	B909	
SGRK	R ₁ ,R ₂ ,R ₃	Subtract (64)	RRF-a		
SH	$R_1, D_2(X_2, B_2)$	Subtract Halfword (32←16)	RX-a		С
SHHHR	R ₁ ,R ₂ ,R ₃	Subtract High (32)	RRF-a		
SHHLR	R ₁ ,R ₂ ,R ₃	Subtract High (32)	RRF-a	B9D9	c HW
SHY	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Halfword (32←16)	RXY-a	E37B	c LD
SIE	D ₂ (B ₂)	Start Interpretive Execution	S	B214	i p
SIGP	R ₁ ,R ₃ ,D ₂ (B ₂)	Signal Processor	RS-a	ΑE	рс
SL	$R_1,D_2(X_2,B_2)$	Subtract Logical (32)	RX-a	5F	С
SLA	$R_1,D_2(B_2)$	Shift Left Single (32)	RS-a	8B	С
SLAG	$R_1,R_3,D_2(B_2)$	Shift Left Single (64)	RSY-a	EB0B	c N
SLAK	$R_1,R_3,D_2(B_2)$	Shift Left Single (32)	RSY-a	EBDD	c DO
SLB	$R_1,D_2(X_2,B_2)$	Subtract Logical with Borrow (32)	RXY-a	E399	c N3
SLBG	$R_1,D_2(X_2,B_2)$	Subtract Logical with Borrow (64)	RXY-a	E389	c N
SLBGR	R ₁ ,R ₂	Subtract Logical with Borrow (64)	RRE	B989	c N
SLBR	R ₁ ,R ₂	Subtract Logical with Borrow (32)	RRE	B999	c N3
SLDA	$R_1,D_2(B_2)$	Shift Left Double (64)	RS-a	8F	C
SLDL	$R_1,D_2(B_2)$	Shift Left Double Logical (64)	RS-a	8D	
SLDT	$R_1,R_3,D_2(X_2,B_2)$	Shift Significand Left (LD)	RXF	ED40	¤ TF
SLFI	R_1,I_2	Subtract Logical Immediate (32)	RIL-a		c EI
SLG	$R_1, D_2(X_2, B_2)$	Subtract Logical (64)	RXY-a		
SLGF	$R_1, D_2(X_2, B_2)$	Subtract Logical (64←32)	RXY-a		
SLGFI	R_1,I_2	Subtract Logical Immediate (64←32)	RIL-a		c El
SLGFR	R ₁ ,R ₂	Subtract Logical (64←32)	RRE	B91B	
SLGR	R ₁ ,R ₂	Subtract Logical (64)	RRE	B90B	
SLGRK	R ₁ ,R ₂ ,R ₃	Subtract Logical (64)	RRF-a		
SLHHHR		Subtract Logical High (32)	RRF-a		
SLHHLR SLL		Subtract Logical High (32)	RRF-a RS-a		CHVV
SLLG	R ₁ ,D ₂ (B ₂)	Shift Left Single Logical (32) Shift Left Single Logical (64)	RSY-a		N
SLLK	R ₁ ,R ₃ ,D ₂ (B ₂)	Shift Left Single Logical (32)	RSY-a		
SLR	$R_1, R_3, D_2(B_2)$ R_1, R_2	Subtract Logical (32)	RR	1F	C
SLRK	R ₁ ,R ₂ ,R ₃	Subtract Logical (32)	RRF-a		
SLXT	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Shift Significand Left (ED)	RXF	ED48	
SLY	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical (32)	RXY-a		
SP.	$D_1(L_1,B_1),D_2(L_2,B_2)$		SS-b	FB	¤ C
SPKA	D ₂ (B ₂)	Set PSW Key from Address	S	B20A	
SPM	R ₁	Set Program Mask	RR	04	n
SPT	D ₂ (B ₂)	Set CPU Timer	S	B208	p
SPX	D ₂ (B ₂)	Set Prefix	S	B210	p
SQD	$R_1, D_2(X_2, B_2)$	Square Root (LH)	RXE	ED35	σ.
SQDB	$R_1,D_2(X_2,B_2)$	Square Root (LB)	RXE	ED15	۵
SQDBR	R ₁ ,R ₂	Square Root (LB)	RRE	B315	۵
SQDR	R_1,R_2	Square Root (LH)	RRE	B244	۵
SQE	$R_1,D_2(X_2,B_2)$	Square Root (SH)	RXE	ED34	۵
SQEB	$R_1,D_2(X_2,B_2)$	Square Root (SB)	RXE	ED14	۵
SQEBR	R_1,R_2	Square Root (SB)	RRE	B314	۵
SQER	R_1,R_2	Square Root (SH)	RRE	B245	۵
SQXBR	R_1,R_2	Square Root (EB)	RRE	B316	۵
SQXR	R_1,R_2	Square Root (EH)	RRE	B336	۵
SR	R_1,R_2	Subtract (32)	RR	1B	С
SRA	$R_1, D_2(B_2)$	Shift Right Single (32)	RS-a	8A	С
SRAG	R ₁ ,R ₃ ,D ₂ (B ₂)	Shift Right Single (64)	RSY-a	EB0A	c N

					Class
Mne-			For-	Op-	& &
monic	Operands	Name	mat	code	Notes
SRAK	R ₁ ,R ₃ ,D ₂ (B ₂)	Shift Right Single (32)		EBDC	
SRDA	R ₁ ,D ₂ (B ₂)	Shift Right Double (64)	RS-a	8E	С
SRDL	R ₁ ,D ₂ (B ₂)	Shift Right Double Logical (64)	RS-a	8C	TC
SRDT SRK	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Shift Significand Right (LD)	RXF	ED41 B9F9	
SRL	R ₁ ,R ₂ ,R ₃	Subtract (32) Shift Right Single Logical (32)	RS-a	88	CDO
SRLG	$R_1, D_2(B_2)$ $R_1, R_3, D_2(B_2)$	Shift Right Single Logical (64)		EB0C	N
SRLK	R ₁ ,R ₃ ,D ₂ (B ₂)	Shift Right Single Logical (32)		EBDE	
SRNM	D ₂ (B ₂)	Set BFP Rounding Mode (2 bit)	S	B299	
SRNMB	D ₂ (B ₂)	Set BFP Rounding Mode (3 bit)	S	B2B8	
SRNMT	D ₂ (B ₂)	Set DFP Rounding Mode	S	B2B9	
SRP	D ₁ (L ₁ ,B ₁),D ₂ (B ₂),I ₃	•	SS-c	F0	αс
SRST	R ₁ ,R ₂	Search String	RRE	B25E	ΩС
SRSTU	R ₁ ,R ₂	Search String Unicode	RRE	B9BE	¤cE3
SRXT	R ₁ ,R ₃ ,D ₂ (X ₂ ,B ₂)	Shift Significand Right (ED)	RXF	ED49	¤ TF
SSAIR	R ₁	Set Secondary ASN with Instance	RRE	B99F	¤ RA
SSAR	R ₁	Set Secondary ASN	RRE	B225	۵
SSCH	D ₂ (B ₂)	Start Subchannel	S	B233	рс
SSKE	$R_1,R_2[,M_3]$	Set Storage Key Extended	RRF-d	B22B	рс
SSM	$D_2(B_2)$	Set System Mask	SI	80	p
ST	$R_1,D_2(X_2,B_2)$	Store (32)	RX-a	50	
STAM	$R_1, R_3, D_2(B_2)$	Store Access Multiple	RS-a	9B	
STAMY	$R_1, R_3, D_2(B_2)$	Store Access Multiple	RSY-a	EB9B	LD
STAP	$D_2(B_2)$	Store CPU Address	S	B212	p
STC	$R_1,D_2(X_2,B_2)$	Store Character	RX-a	42	
STCH	$R_1,D_2(X_2,B_2)$	Store Character High (8)	RXY-a	E3C3	HW
STCK	$D_2(B_2)$	Store Clock	S	B205	ВC
STCKC	$D_2(B_2)$	Store Clock Comparator	S	B207	p
STCKE	$D_2(B_2)$	Store Clock Extended	S	B278	
STCKF	D ₂ (B ₂)	Store Clock Fast	S		¤ c SC
STCM	R ₁ ,M ₃ ,D ₂ (B ₂)	Store Characters under Mask (low)	RS-b	BE	
STCMH	R ₁ ,M ₃ ,D ₂ (B ₂)	Store Characters under Mask (high)		EB2C	
STCMY	R ₁ ,M ₃ ,D ₂ (B ₂)	Store Characters under Mask (low)		EB2D	
STCPS	D ₂ (B ₂)	Store Channel Path Status	S S	B23A	
STCRW	D ₂ (B ₂)	Store Channel Report Word Store Control (64)		B239 EB25	рC
STCTL	R ₁ ,R ₃ ,D ₂ (B ₂) R ₁ ,R ₃ ,D ₂ (B ₂)	Store Control (32)	RS-a	B6	ри
STCY	$R_1, D_2(X_2, B_2)$	Store Character		E372	
STD	$R_1,D_2(X_2,B_2)$ $R_1,D_2(X_2,B_2)$	Store (L)	RX-a	60	D D
STDY	$R_1,D_2(X_2,B_2)$ $R_1,D_2(X_2,B_2)$	Store (L)		ED67	
STE	$R_1,D_2(X_2,B_2)$	Store (S)		70	0
STEY	$R_1,D_2(X_2,B_2)$	Store (S)		ED66	
STFH	$R_1,D_2(X_2,B_2)$	Store High (32)		E3CB	
STFL	D ₂ (B ₂)	Store Facility List	S	B2B1	
STFLE	D ₂ (B ₂)	Store Facility List Extended	S		¤ c FL
STFPC	D ₂ (B ₂)	Store FPC	S	B29C	۵
STG	R ₁ ,D ₂ (X ₂ ,B ₂)	Store (64)	RXY-a	E324	N
STGRL	R ₁ ,Rl ₂	Store Relative Long (64)	RIL-b	C4B	GE
STGSC	$R_1,D_2(X_2,B_2)$	Store guarded storage controls	RXY-a	E349	¤ GF
STH	$R_1,D_2(X_2,B_2)$	Store Halfword (16)	RX-a	40	
STHH	$R_1, D_2(X_2, B_2)$	Store Halfword High (16)	RXY-a	E3C7	HW
STHRL	R_1,RI_2	Store Halfword Relative Long (16)	RIL-b		GE
STHY	$R_1, D_2(X_2, B_2)$	Store Halfword (16)	RXY-a	E370	
STIDP	$D_2(B_2)$	Store CPU ID	S	B202	p
STM	$R_1, R_3, D_2(B_2)$	Store Multiple (32)	RS-a	90	
STMG	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple (64)		EB24	
STMH	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple High (32)		EB26	
STMY	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple (32)		EB90	
STNSM	D ₁ (B ₁),l ₂	Store Then And System Mask	SI	AC	p
STOC	$R_1,D_2(B_2),M_3$	Store on Condition (32)	HSY-b	EBF3	L1

Mne- monic	Operands	Name	For- mat	Op- code	Class & Notes
STOCFH	R ₁ ,D ₂ (B ₂),M ₃	Store High on Condition (32)	RSY-b	EBE1	L2
STOCG	$R_1,D_2(B_2),M_3$	Store on Condition (64)	RSY-b	EBE3	L1
STOSM	$D_1(B_1),I_2$	Store Then Or System Mask	SI	AD	p
STPQ	$R_1,D_2(X_2,B_2)$	Store Pair to Quadword (64,64→128)	RXY-a	E38E	¤Ν
STPT	$D_2(B_2)$	Store CPU Timer	S	B209	p
STPX	D ₂ (B ₂)	Store Prefix	S	B211	p
STRAG	$D_1(B_1), D_2(B_2)$	Store Real Address (64)	SSE	E502	pΝ
STRL	R ₁ ,RI ₂	Store Relative Long (32)	RIL-b	C4F	GE
STRV	$R_1,D_2(X_2,B_2)$	Store Reversed (32)	RXY-a	E33E	N3
STRVG	$R_1,D_2(X_2,B_2)$	Store Reversed (64)	RXY-a	E32F	N
STRVH	$R_1,D_2(X_2,B_2)$	Store Reversed (16)	RXY-a	E33F	N3
STSCH	$D_2(B_2)$	Store Subchannel	S	B234	рс
STSI	$D_2(B_2)$	Store System Information	S	B27D	рс
STURA	R_1,R_2	Store Using Real Address (32)	RRE	B246	p
STURG	R_1,R_2	Store Using Real Address (64)	RRE	B925	pΝ
STY	$R_1,D_2(X_2,B_2)$	Store (32)	RXY-a	E350	LD
SU	$R_1,D_2(X_2,B_2)$	Subtract Unnormalized (SH)	RX-a	7F	шС
SUR	R_1,R_2	Subtract Unnormalized (SH)	RR	3F	Ω C
SVC	1	Supervisor Call	1	0A	۵
SW	$R_1, D_2(X_2, B_2)$	Subtract Unnormalized (LH)	RX-a	6F	пC
SWR	R_1,R_2	Subtract Unnormalized (LH)	RR	2F	шС
SXBR	R_1,D_2	Subtract (EB)	RRE	B34B	пC
SXR	R_1,D_2	Subtract Normalized (EH)	RR	37	пC
SXTR	R_1,R_2,R_3	Subtract (ED)	RRF-a		
SXTRA	R_1, R_2, R_3, M_4	Subtract (ED)	RRF-a	B3DB	¤сF
SY	$R_1,D_2(X_2,B_2)$	Subtract (32)	RXY-a		
TABORT	$D_2(B_2)$	Transaction Abort	S	B2FC	
TAM		Test Addressing Mode	E		¤ c N3
TAR	R ₁ ,R ₂	Test Access	RRE	B24C	
TB	R ₁ ,R ₂	Test Block	RRE	B22C	
TBDR	R ₁ ,M ₃ ,R ₂	Convert HFP to BFP (LB←LH)	RRF-e		шС
TBEDR	R ₁ ,M ₃ ,R ₂	Convert HFP to BFP (SB←LH)	RRF-e		
TBEGIN	D ₁ (B ₁),l ₂	Transaction Begin (nonconstrained)	SIL		¤ c TX
TBEGINC		Transaction Begin (constrained)	SIL		¤ c CX
TCDB	$R_1, D_2(X_2, B_2)$	Test Data Class (LB)	RXE	ED11	
TCEB	$R_1,D_2(X_2,B_2)$	Test Data Class (SB)	RXE	ED10	
TCXB	$R_1, D_2(X_2, B_2)$	Test Data Class (EB)	RXE	ED12	
TDCDT	$R_1,D_2(X_2,B_2)$	Test Data Class (LD)	RXE	ED54	
TDCET	$R_1, D_2(X_2, B_2)$	Test Data Class (SD)	RXE	ED50	
TDCXT	$R_1,D_2(X_2,B_2)$	Test Data Class (ED)	RXE	ED58	
TDGDT	$R_1,D_2(X_2,B_2)$	Test Data Group (LD)	RXE	ED55	
TDGET	$R_1, D_2(X_2, B_2)$	Test Data Group (SD)	RXE	ED51	
TDGXT	$R_1,D_2(X_2,B_2)$	Test Data Group (ED)	RXE	ED59	
TEND	D D	Transaction End	S RRE		¤ c TX
THDER THDR	R ₁ ,R ₂	Convert BFP to HFP (LH ← SB)	RRE	B358	
	R ₁ ,R ₂	Convert BFP to HFP (LH←LB)		B359	
TM	D ₁ (B ₁),l ₂	Test under Mask	SI	91	С
TMH	R ₁ ,l ₂	Test under Mask High	RI-a	A70	C
TMHH	R ₁ ,l ₂	Test under Mask (high high)	RI-a	A72	c N
TMHL	R ₁ ,l ₂	Test under Mask (high low)	RI-a	A73	c N
TML	R ₁ ,l ₂	Test under Mask Low	RI-a	A71	C
TMLH	R ₁ ,l ₂	Test under Mask (low high)	RI-a	A70	c N
TMLL	R ₁ ,l ₂	Test under Mask (low low)	RI-a	A71	c N
TMY	D ₁ (B ₁),l ₂	Test under Mask	SIY	EB51	
TP	D ₁ (L ₁ ,B ₁)	Test Decimal	RSL		¤ c E2
TPEI	R ₁ ,R ₂	Test Pending External Interruption	RRE	B9A1	pcTE
TPI	D ₂ (B ₂)	Test Pending Interruption	S	B236	рс
TPROT	D ₁ (B ₁),D ₂ (B ₂)	Test Protection	SSE	E501	рс
TR	D ₁ (L,B ₁),D ₂ (B ₂)	Translate	SS-a	DC	0
TRACE	$R_1, R_3, D_2(B_2)$	Trace (32)	RS-a	99	р

					Class
Mne-			For-	Op-	&
monic	Operands	Name	mat	code	Notes
TRACG	$R_1, R_3, D_2(B_2)$	Trace (64)	RSY-a		p N n
TRAP2 TRAP4	D ₂ (B ₂)	Trap Trap	E S	01FF B2FF	-
TRE	R ₁ ,R ₂	Translate Extended	RRE	B2A5	
TROO	R ₁ ,R ₂ [,M ₃]	Translate One to One			¤ c E2
TROT	R ₁ ,R ₂ [,M ₃]	Translate One to Two			¤ c E2
TRT	D ₁ (L,B ₁),D ₂ (B ₂)	Translate and Test	SS-a		αс
TRTE	R ₁ ,R ₂ [,M ₃]	Translate and Test Extended	RRF-c	B9BF	¤ PE
TRTO	R ₁ ,R ₂ [,M ₃]	Translate Two to One	RRF-c	B991	¤ c E2
TRTR	$D_1(L,B_1),D_2(B_2)$	Translate and Test Reverse	SS-a	D0	¤cE3
TRTRE	$R_1,R_2[,M_3]$	Translate and Test Reverse Extended	RRF	B9BD	¤ PE
TRTT	$R_1,R_2[,M_3]$	Translate Two to Two	RRF-c	B990	¤cE2
TS	$D_2(B_2)$	Test and Set	SI	93	ФC
TSCH	$D_2(B_2)$	Test Subchannel	S	B235	рс
UNPK	$D_{1}(L_{1},\!B_{1}),\!D_{2}(L_{2},\!B_{2})$	Unpack	SS-b	F3	۵
UNPKA	$D_1(L_1,B_1),D_2(B_2)$	Unpack ASCII	SS-a	EA	¤cE2
UNPKU	$D_1(L_1,B_1),D_2(B_2)$	Unpack Unicode	SS-a	E2	¤ c E2
UPT		Update Tree	E	0102	
VA	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Add	VRR-c		
VAC	V ₁ ,V ₂ ,V ₃ ,V ₄ ,M ₅	Vector Add With Carry	VRR-d		
VACC	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Add Compute Carry	VRR-c		
VACCC	V ₁ ,V ₂ ,V ₃ ,V ₄ ,M ₅	Vector Add With Carry Compute Carry		E7B9	
VAP	V ₁ ,V ₂ ,V ₃ ,I ₄ ,M ₅	Vector Add Decimal			¤ c* VD
VAVG	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Average		E7F2	
VAVGL	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Average Logical	VRR-c		
VBPERM		Vector Bit Permute	VRR-c		
VCDG	V ₁ ,V ₂ ,M ₃ ,M ₄ ,M ₅	Vector FP Convert from Fixed 64-bit		E7C3	
VCDLG	V ₁ ,V ₂ ,M ₃ ,M ₄ ,M ₅	Vector FP Convert from Logical 64-bit		E7C1	
VCEQ	V ₁ ,V ₂ ,V ₃ ,M ₄ ,M ₅	Vector Compare Equal		E7F8	¤ c* VF
VCFPL VCFPS	V ₁ ,V ₂ ,M ₃ ,M ₄ ,M ₅ V ₁ ,V ₂ ,M ₃ ,M ₄ ,M ₅	Vector FP Convert from Logical Vector FP Convert from Fixed		E7C3	
VCFPS		Vector FP Convert from Fixed Vector FP Convert to Fixed 64-bit		E7C2	
VCGD	V ₁ ,V ₂ ,M ₃ ,M ₄ ,M ₅ V ₁ ,V ₂ ,V ₃ ,M ₄ ,M ₅	Vector Compare High			¤ c* VF
VCHL	V ₁ ,V ₂ ,V ₃ ,W ₄ ,W ₅	Vector Compare High Logical			¤ c* VF
VCKSM	V ₁ ,V ₂ ,V ₃ ,IVI ₄ ,IVI ₅ V ₁ ,V ₂ ,V ₃	Vector Checksum	VRR-c		
VCLFP	V ₁ ,V ₂ ,V ₃ V ₁ ,V ₂ ,M ₃ ,M ₄ ,M ₅	Vector FP Convert to Logical	VRR-a		
VCLGD	V ₁ ,V ₂ ,M ₃ ,M ₄ ,M ₅	Vector FP Convert to Logical 64-bit		E7C0	
VCLZ	V ₁ ,V ₂ ,M ₃	Vector Count Leading Zeros		E753	
VCP	V ₁ ,V ₂ ,M ₃	Vector Compare Decimal			¤ c VD
VCSFP	V ₁ ,V ₂ ,M ₃ ,M ₄ ,M ₅	Vector FP Convert to Fixed	VRR-a		
VCTZ	V ₁ ,V ₂ ,M ₃	Vector Count Trailing Zeros	VRR-a		
VCVB	R ₁ ,V ₂ ,M ₃	Vector Convert to Binary	VRR-i	E650	¤ c* VD
VCVBG	R ₁ ,V ₂ ,M ₃	Vector Convert to Binary	VRR-i	E652	¤ c* VD
VCVD	V ₁ ,R ₂ ,I ₃ ,M ₄	Vector Convert to Decimal	VRI-i	E658	¤ c* VD
VCVDG	V ₁ ,R ₂ ,I ₃ ,M ₄	Vector Convert to Decimal	VRI-i	E65A	¤ c* VD
VDP	V ₁ ,V ₂ ,V ₃ ,I ₄ ,M ₅	Vector Divide Decimal	VRI-f	E67A	¤ c* VD
VEC	V_1, V_2, M_3	Vector Element Compare	VRR-a	E7DB	¤ c VF
VECL	V ₁ ,V ₂ ,M ₃	Vector Element Compare Logical	VRR-a	E7D9	¤ c VF
VERIM	V_1, V_2, V_3, I_4, M_5	Vector Element Rotate and Insert Under Mask	VRI-d	E772	¤ VF
VERLL	$V_1, V_3, D_2(B_2), M_4$	Vector Element Rotate Left Logical	VRS-a	E733	¤ VF
VERLLV	V_1,V_2,V_3,M_4	Vector Element Rotate Left Logical		E773	
VESL	$V_1, V_3, D_2(B_2), M_4$	Vector Element Shift Left		E730	
VESLV	V_1,V_2,V_3,M_4	Vector Element Shift Left	VRR-c		
VESRA	$V_1, V_3, D_2(B_2), M_4$	Vector Element Shift Right Arithmetic		E73A	
VESRAV	V_1,V_2,V_3,M_4	Vector Element Shift Right Arithmetic	VRR-c		
VESRL	$V_1, V_3, D_2(B_2), M_4$	Vector Element Shift Right Logical	VRS-a		
VESRLV	V_1,V_2,V_3,M_4	Vector Element Shift Right Logical	VRR-c		
VFA	V_1, V_2, V_3, M_4, M_5	Vector FP Add		E7E3	
VFAE	$V_1, V_2, V_3, M_4[, M_5]$	Vector Find Any Element Equal	VRR-b	E782	¤ c* VF

Mne- monic	Operands	Name	For- mat	Op- code	Class & Notes
VFCE	$V_1, V_2, V_3, M_4, M_5, M_6$	Vector FP Compare Equal	VRR-c	E7E8	¤ c* VF
VFCH		Vector FP Compare High	VRR-c	E7EB	¤ c* VF
VFCHE	$V_1,\!V_2,\!V_3,\!M_4,\!M_5,\!M_6$	Vector FP Compare High or Equal	VRR-c	E7EA	¤ c* VF
VFD	V_1, V_2, V_3, M_4, M_5	Vector FP Divide	VRR-c	E7E5	¤ VF
VFEE	$V_1, V_2, V_3, M_4[, M_5]$	Vector Find Element Equal	VRR-b	E780	¤ c* VF
VFENE	$V_1, V_2, V_3, M_4[, M_5]$	Vector Find Element Not Equal	VRR-b	E781	¤ c* VF
VFI	V_1, V_2, M_3, M_4, M_5	Vector Load FP Integer	VRR-a	E7C7	¤ VF
VFLL	V_1, V_2, M_3, M_4	Vector FP Load Lengthened	VRR-a		
VFLR	V_1, V_2, M_3, M_4, M_5	Vector FP Load Rounded	VRR-a		
VFM	V_1, V_2, V_3, M_4, M_5	Vector FP Multiply	VRR-c		
VFMA	$V_1, V_2, V_3, V_4, M_5, M_6$		VRR-e		
VFMAX		Vector FP Maximum	VRR-c		
VFMIN	$V_1, V_2, V_3, M_4, M_5, M_6$		VRR-c		
VFMS	$V_1, V_2, V_3, V_4, M_5, M_6$	Vector FP Multiply and Subtract	VRR-e		
VFNMA	$V_1, V_2, V_3, V_4, M_5, M_6$	Vector FP Negative Multiply and Add	VRR-e		
VFNMS	$V_1, V_2, V_3, V_4, M_5, M_6$	Vector FP Negative Multiply and Subtract	VRR-e		
VFPSO	V_1, V_2, M_3, M_4, M_5	Vector FP Perform Sign Operation	VRR-a		
VFS	V_1, V_2, V_3, M_4, M_5	Vector FP Subtract	VRR-c		
VFSQ	V_1, V_2, M_3, M_4	Vector FP Square Root	VRR-a		
VFTCI	V_1, V_2, I_3, M_4, M_5	Vector FP Test Data Class Immediate	VRI-e		
VGBM	V_1,I_2	Vector Generate Byte Mask	VRI-a		
VGEF	$V_1,D_2(V_2,B_2),M_3$	Vector Gather Element (32)	VRV	E713	
VGEG	$V_1,D_2(V_2,B_2),M_3$	Vector Gather Element (64)	VRV	E712	¤ VF
VGFM	V_1, V_2, V_3, M_4	Vector Galois Field Multiply Sum	VRR-c	E7B4	¤ VF
VGFMA	V ₁ ,V ₂ ,V ₃ ,V ₄ ,M ₅	Vector Galois Field Multiply Sum and Accumulate			
VGM	V ₁ ,I ₂ ,I ₃ ,V ₄	Vector Generate Mask	VRI-b		
VISTR	V ₁ ,V ₂ ,M ₃ [,M ₅]	Vector Isolate String			¤ c* VI
VL	V ₁ ,D ₂ (X ₂ ,B ₂)	Vector Load	VRX	E706	
VLBB	$V_1,D_2(X_2,B_2),M_3$	Vector Load to Block Boundary	VRX	E707	
VLBR	$V_1,D_2(X_2,B_2),M_3$	Vector Load Byte Reversed Elements	VRX	E606	
P	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Vector Load Byte Reversed Element and Replicate	VRX	E605	
VLC	V ₁ ,V ₂ ,M ₃	Vector Load Complement	VRR-a		
VLEB	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Vector Load Element (8)	VRX	E700	
VLEF	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Vector Load Element (32)	VRX	E703	
VLEG	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Vector Load Element (64)	VRX	E702	
VLEH	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Vector Load Element (16)	VRX	E701	
VLEIB	V ₁ ,I ₂ ,M ₃	Vector Load Element Immediate (8)	VRI-a		
VLEIF	V ₁ ,I ₂ ,M ₃	Vector Load Element Immediate (32)	VRI-a		
VLEIG	V ₁ ,I ₂ ,M ₃	Vector Load Element Immediate (64)	VRI-a		
VLEIH	V ₁ ,I ₂ ,M ₃	Vector Load Element Immediate (16)	VRI-a		
VLER	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Vector Load Elements Reversed	VRX	E607	
VLGV	R ₁ ,V ₃ ,D ₂ (B ₂),M ₄	Vector Load GR from VR Element	VRS-c		
VLIP	V ₁ ,l ₂ ,l ₃	Vector Load Immediate Decimal	VRI-h		
VLL	V ₁ ,R ₃ ,D ₂ (B ₂)	Vector Load With Length	VRS-b		
	$V_1,D_2(X_2,B_2),M_3$	Vector Load Byte Reversed Element (32)	VRX	E603	
G	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Vector Load Byte Reversed Element (64)	VRX	E602 E601	¤ V2
VLLEBR H	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Vector Load Byte Reversed Element (16) Vector Load Byte Reversed Element and	VRX	E604	
VLLEZ	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃ V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Zero Vector Load Logical Element and Zero	VRX	E704	
VLLLZ	$V_1, U_2(X_2, D_2), W_3$ $V_1, V_3, D_2(B_2)$	Vector Load Multiple	VRS-a		
VLIVI	V ₁ ,V ₂ ,D ₂ (D ₂) V ₁ ,V ₂ ,M ₃	Vector Load Positive	VRR-a		
VLP		Vector Load Positive Vector Load	VRR-a		
VLR	V ₁ ,V ₂ V ₁ ,D ₂ (Y ₂ , R ₂) M ₂		VRX	E705	
VLREP	$V_1,D_2(X_2,B_2),M_3$ $V_1,D_2(B_2),I_3$	Vector Load and Replicate	VSI	E635	
		Vector Load Rightmost with Length			
VLRLR VLVG	V ₁ ,R ₃ ,D ₂ (B ₂)	Vector Load Rightmost with Length Vector Load VR Element from GR	VRS-d VRS-b		
v L V L 2	$V_1,R_3,D_2(B_2),M_4$	VECTOI LOAU VITI EIGHEHIL HOHI GIT	v no-D	C122	₩ VΓ

			.	٥	Class
Mne- monic	Operands	Name	For- mat	Op- code	& Notes
VLVGP	V ₁ ,R ₂ ,R ₃	Vector Load VR from GRs Disjoint	VRR-f	E762	¤ VF
VMAE	V_1, V_2, V_3, V_4, M_5	Vector Multiply and Add Even	VRR-d	E7AE	¤ VF
VMAH	V_1, V_2, V_3, V_4, M_5	Vector Multiply and Add High	VRR-d	E7AB	¤ VF
VMAL	V_1, V_2, V_3, V_4, M_5	Vector Multiply and Add Low	VRR-d	E7AA	¤ VF
VMALE	V_1, V_2, V_3, V_4, M_5	Vector Multiply and Add Logical Even	VRR-d	E7AC	¤ VF
VMALH	V_1, V_2, V_3, V_4, M_5	Vector Multiply and Add Logical High	VRR-d	E7A9	¤ VF
VMALO	V_1, V_2, V_3, V_4, M_5	Vector Multiply and Add Logical Odd	VRR-d	E7AD	¤ VF
VMAO	V_1, V_2, V_3, V_4, M_5	Vector Multiply and Add Odd	VRR-d	E7AF	¤ VF
VME	V_1, V_2, V_3, M_4	Vector Multiply Even	VRR-c	E7A6	¤ VF
VMH	V_1, V_2, V_3, M_4	Vector Multiply High	VRR-c	E7A3	¤ VF
VML	V_1, V_2, V_3, M_4	Vector Multiply Low	VRR-c	E7A2	¤ VF
VMLE	V_1, V_2, V_3, M_4	Vector Multiply Logical Even	VRR-c	E7A4	¤ VF
VMLH	V_1, V_2, V_3, M_4	Vector Multiply Logical High	VRR-c	E7A1	¤ VF
VMLO	V_1, V_2, V_3, M_4	Vector Multiply Logical Odd	VRR-c	E7A5	¤ VF
VMN	V_1, V_2, V_3, M_4	Vector Minimum	VRR-c	E7FE	¤ VF
VMNL	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Minimum Logical	VRR-c	E7FC	¤ VF
VMO	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Multiply Odd	VRR-c	E7A7	¤ VF
VMP	V ₁ ,V ₂ ,V ₃ ,I ₄ ,M ₅	Vector Multiply Decimal	VRI-f	E678	¤ c* V
VMRH	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Merge High	VRR-c		
VMRL	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Merge Low	VRR-c	E760	¤ VF
VMSL	V ₁ ,V ₂ ,V ₃ ,V ₄ ,M ₅ ,M ₆	•	VRR-d	E6B8	¤ V1
VMSP	V ₁ ,V ₂ ,V ₃ ,I ₄ ,M ₅	Vector Multiply and Shift Decimal	VRI-f		
VMX	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Maximum	VRR-c		
VMXL	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Maximum Logical	VRR-c		
VN	V ₁ ,V ₂ ,V ₃ ,W ₄ V ₁ ,V ₂ ,V ₃	Vector AND	VRR-c		
VNC	V ₁ ,V ₂ ,V ₃ V ₁ ,V ₂ ,V ₃	Vector AND with Complement	VRR-c		
VNN		Vector NAND	VRR-c		
VNO	V ₁ ,V ₂ ,V ₃	Vector NOR	VRR-c		
VNX	V ₁ ,V ₂ ,V ₃	Vector Not Exclusive OR	VRR-c		
	V ₁ ,V ₂ ,V ₃		VRR-c		
VO	V ₁ ,V ₂ ,V ₃	Vector OR			
VOC	V ₁ ,V ₂ ,V ₃	Vector OR with Complement	VRR-c		
VPDI	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Permute Doubleword Immediate	VRR-c		
VPERM	V ₁ ,V ₂ ,V ₃ ,V ₄	Vector Permute	VRR-e		
VPK	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Pack	VRR-c		
VPKLS	V ₁ ,V ₂ ,V ₃ ,M ₄ ,M ₅	Vector Pack Logical Saturate	VRR-b		
VPKS	V ₁ ,V ₂ ,V ₃ ,M ₄ ,M ₅	Vector Pack Saturate	VRR-b		
VPKZ	$V_1,D_2(B_2),I_3$	Vector Pack Zoned	VSI	E634	
	V_1, V_2, M_3	Vector Population Count	VRR-a		
VPSOP	V_1, V_2, I_3, I_4, M_5	Vector Perform Sign Operation Decimal	VRI-g		
VREP	V_1, V_3, I_2, M_4	Vector Replicate	VRI-c		
VREPI	V_1,I_2,M_3	Vector Replicate Immediate	VRI-a		
VRP	V_1, V_2, V_3, I_4, M_5	Vector Remainder Decimal	VRI-f		
VS	V_1, V_2, V_3, M_4	Vector Subtract	VRR-c		
VSBCBI	V_1, V_2, V_3, V_4, M_5	Vector Subtract With Borrow Compute Borrow Indication	VRR-d	E7BD	¤ VF
VSBI	V_1, V_2, V_3, V_4, M_5	Vector Subtract With Borrow Indication	VRR-d		
VSCBI	V_1, V_2, V_3, M_4	Vector Subtract Compute Borrow Indication			
VSCEF	$V_1, D_2(V_2, B_2), M_3$	Vector Scatter Element (32)	VRV	E71B	
VSCEG	$V_1,D_2(V_2,B_2),M_3$	Vector Scatter Element (64)	VRV	E71A	¤ VF
VSDP	V_1, V_2, V_3, I_4, M_5	Vector Shift and Divide Decimal	VRI-f	E67E	¤c* V
VSEG	V_1, V_2, M_3	Vector Sign Extend to Doubleword	VRR-a	E75F	¤ VF
VSEL	V ₁ ,V ₂ ,V ₃ ,V ₄	Vector Select	VRR-e	E78D	¤ VF
VSL	V ₁ ,V ₂ ,V ₃	Vector Shift Left	VRR-c	E774	¤ VF
VSLB	V ₁ ,V ₂ ,V ₃	Vector Shift Left By Byte	VRR-c		
VSLD	V ₁ ,V ₂ ,V ₃ ,I ₄	Vector Shift Left Double by Bit	VRI-d		
VSLDB	V ₁ ,V ₂ ,V ₃ ,I ₄	Vector Shift Left Double By Byte	VRI-d		
VSP	V ₁ ,V ₂ ,V ₃ ,I ₄ ,M ₅	Vector Subtract Decimal	VRI-f		
VSRA	V ₁ ,V ₂ ,V ₃ ,I ₄ ,III ₅	Vector Shift Right Arithmetic	VRR-c		
VSRAB	V ₁ ,V ₂ ,V ₃ V ₁ ,V ₂ ,V ₃	Vector Shift Right Arithmetic By Byte	VRR-c		
					- V I

Mne- monic	Operands	Name	For- mat	Op- code	Class & Notes
VSRL	V ₁ ,V ₂ ,V ₃	Vector Shift Right Logical	VRR-c	E77C	¤ VF
VSRLB	V_1, V_2, V_3	Vector Shift Right Logical By Byte	VRR-c	E77D	¤ VF
VSRP	V ₁ ,V ₂ ,I ₃ ,I ₄ ,M ₅	Vector Shift and Round Decimal	VRI-g	E659	¤c* VD
VST	$V_1,D_2(X_2,B_2)$	Vector Store	VRX	E70E	¤ VF
VSTBR	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Vector Store Byte Reversed Elements	VRX	E60E	¤ V2
VSTEB	V ₁ ,D ₂ (X ₂ ,B ₂),M ₃	Vector Store Element (8)	VRX	E708	¤ VF
VSTEBR F	$V_1,D_2(X_2,B_2),M_3$	Vector Store Byte Reversed Element (32)	VRX	E60B	¤ V2
VSTEBR G	$V_1,\!D_2(X_2,\!B_2),\!M_3$	Vector Store Byte Reversed Element (64)	VRX	E60A	¤ V2
VSTEBR H	$V_1, D_2(X_2, B_2), M_3$	Vector Store Byte Reversed Element (16)	VRX	E609	¤ V2
VSTEF	$V_1,D_2(X_2,B_2),M_3$	Vector Store Element (32)	VRX	E70B	¤ VF
VSTEG	$V_1,D_2(X_2,B_2),M_3$	Vector Store Element (64)	VRX	E70A	¤ VF
VSTEH	$V_1,D_2(X_2,B_2),M_3$	Vector Store Element (16)	VRX	E709	¤ VF
VSTER	$V_1,D_2(X_2,B_2),M_3$	Vector Store Elements Reversed	VRX	E60F	۵V2
VSTL	V ₁ ,R ₃ ,D ₂ (B ₂)	Vector Store With Length	VRS-b	E73F	¤ VF
VSTM	$V_1, V_3, D_2(B_2)$	Vector Store Multiple	VRS-a	E73E	¤ VF
VSTRC		Vector String Range Compare	VRR-d	E78A	¤ c* VI
VSTRL	V ₁ ,D ₂ (B ₂),I ₃	Vector Store Rightmost with Length	VSI	E63D	¤ VD
	V ₁ ,R ₃ ,D ₂ (B ₂)	Vector Store Rightmost with Length		E63F	
VSTRS		Vector String Search			¤ c V2
VSUM	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Sum Across Word		E764	
VSUMG		Vector Sum Across Doubleword		E765	
VSUMQ	V ₁ ,V ₂ ,V ₃ ,M ₄	Vector Sum Across Quadword		E767	
VTM	V ₁ ,V ₂ , V ₃ , ₄	Vector Test Under Mask		E7D8	
VTP	V ₁	Vector Test Decimal			¤ c* V[
VUPH	V ₁ ,V ₂ ,M ₃	Vector Unpack High	-	E7D7	
VUPKZ	V ₁ ,D ₂ (B ₂),I ₃	Vector Unpack Zoned	VSI	E63C	
VUPL	V ₁ ,V ₂ ,M ₃	Vector Unpack Low		E7D6	
VUPLH	V ₁ ,V ₂ ,W ₃ V ₁ ,V ₂ ,M ₃	Vector Unpack Logical High		E7D5	
VUPLL	V ₁ ,V ₂ ,IV ₃ V ₁ ,V ₂ ,M ₃	Vector Unpack Logical Low	VRR-a		
VUFLL				E76D	
	V ₁ ,V ₂ ,V ₃	Vector Exclusive OR			
WFC WFK	V ₁ ,V ₂ ,M ₃ ,M ₄	Vector FP Compare Scalar		E7CB	
	V ₁ ,V ₂ ,M ₃ ,M ₄	Vector FP Compare and Signal Scalar		E7CA	
X	$R_1, D_2(X_2, B_2)$	Exclusive OR (32)	RX-a		С
XC	D ₁ (L,B ₁),D ₂ (B ₂)	Exclusive OR (character)	SS-a	D7	¤С
XG	$R_1, D_2(X_2, B_2)$	Exclusive OR (64)		E382	
XGR	R ₁ ,R ₂	Exclusive OR (64)	RRE	B982	
XGRK	R ₁ ,R ₂ ,R ₃	Exclusive OR (64)		B9E7	
XI	$D_1(B_1), I_2$	Exclusive OR Immediate	SI	97	С
XIHF	R_1, I_2	Exclusive OR Immediate (high)	RIL-a		c El
XILF	R_1,I_2	Exclusive OR Immediate (low)	RIL-a	C07	c El
XIY	$D_1(B_1),I_2$	Exclusive OR Immediate	SIY	EB57	c LD
XR	R_1,R_2	Exclusive OR (32)	RR	17	С
XRK	R_1,R_2,R_3	Exclusive OR (32)	RRF-a	B9F7	c DO
XSCH		Cancel Subchannel	S	B276	рс
XY	$R_1,D_2(X_2,B_2)$	Exclusive Or (32)	RXY-a	E357	c LD
ZAP	$D_1(L_1,B_1),D_2(L_2,B_2)$	Zero and Add	SS-b	F8	αс

Floating-Point Operand Lengths and Types:

auny	Politi Operatio Lenguis and Types.		
Е	Extended (binary, decimal or hex)	LB	Long binary
EB	Extended binary	LD	Long decimal
ED	Extended decimal	LH	Long hex
EH	Extended hex	S	Short (binary, o

Long hex Short (binary, decimal or hex) EH Extended hex Short binary Short decimal EH_L Extended hex (low-order part) SB

SD SH EH_H Extended hex (high-order part) Short hex

Long (binary, decimal or hex)

otes:	Oznakia skiga of fields	13.4	land a famous bits and the facility
& ¤	Combination of fields One or more restrictions apply in the	IM L1	Insert-reference-bits-multiple facility Load/store-on-condition facility 1
u	transactional-execution mode	L1 L2	
		L2 LD	Load/store-on-condition facility 2
c c*	Condition code set Condition code may be set based on	LD	Long-displacement facility
C	control in the instruction	LZ	Load-and-trap facility
,		M3	Load-and-zero-rightmost-byte facility
i	Interruptible instruction New condition code loaded	M4	Message-security assist extension 3
n			Message-security assist extension 4
р	Privileged instruction; restricted in the	M5	Message-security assist extension 5
_	transactional-execution mode	M8 M9	Message-security assist extension 8
q	Semiprivileged instruction; restricted in	MI1	Message-security assist extension 9
	the transactional-execution mode		Miscellaneous-instructions facility 1
u	Condition code is unpredictable	MI2	Miscellaneous-instructions facility 2
CS CT	Compare-and-swap-and-store facility	MI3	Miscellaneous-instructions facility 3
CX	Configuration topology facility	MO	Move-with-optional-specifications
UΧ	Constrained-transactional-execution	MS	facility
D2	facility		Message-security assist
	DAT-enhancement facility 2	N	New in z/Architecture
DE DO	DAT-enhancement facility	N3	New in z/Architecture and added to
E2	Distinct-operands facility	PA	ESA/390
E3	Extended-translation facility 2	PC	Processor-assist facility
ED1	Extended-translation facility 3	PE	DFP-packed-conversion facility Parsing-enhancement facility
ED1	Enhanced-DAT facility 1 Enhanced-DAT facility 2	PE	PFPO facility
EH2	Execution-hint facility	PK	Population-count facility
El	Extended-immediate facility	RA	ASN-and-LX-reuse facility
ES	Expanded-storage facility	RB	Reset-reference-bits multiple facility
ET	Extract-CPU-time facility	SC	Store-clock-fast facility
F	Floating-point-extension facility	TE	Test-pending-external-interruption
FG	FPR-GPR-transfer facility	11	facility
FL	Store-facility-list-extended facility	TF	Decimal-floating-point facility
FS	Floating-point-support-sign-handling	TR	Decimal-floating-point-rounding facility
13	facility	TS	TOD-clock-steering facility
GE	General-instructions-extension facility	TX	Transactional-execution facility
GF	Guarded-storage facility	ÜE	HFP unnormalized-extension facility
GZ	DEFLATE-conversion facility	VD	Vector-packed-decimal facility
HM	HFP multiply-and-add/subtract facility	VF	Vector facility for z/Architecture
HW	High-word facility	VI V1	Vector-enhancements facility 1
IA		V2	Vector-enhancements facility 2
IA	Interlocked-access facility	XF	IEEE-exception-support facility
		Al	in the second of

Machine Instructions by Operation Code

OpCode	Mnemonic
0101	PR
0102 0104	UPT PTFF
0104	SCKPF
010A	PFPO
010B	TAM
010C	SAM24
010D 010E	SAM31 SAM64
01FF	TRAP2
04	SPM
05	BALR
06 07	BCTR BCR
0A	SVC
0B	BSM
OC	BASSM
0D 0E	BASR MVCL
0F	CLCL
10	LPR
11	LNR
12 13	LTR LCR
14	NR
15	CLR
16	OR
17	XR
18 19	LR CR
1A	AR
1B	SR
1C 1D	MR DR
1E	ALR
1F	SLR
20	LPDR
21	LNDR LTDR
23	LCDR
24	HDR
25	LDXR
25	LRDR MXR
26 27	MXDR
28	LDR
29	CDR
2A 2B	ADR SDR
2C	MDR
2D	DDR
2E	AWR
2F 30	SWR LPER
31	LNER
32	LTER
33	LCER
34 35	HER LEDR
35	LRER
36	AXR
37	SXR
38	LER
39 3A	CER AER
3B	SER
3C	MDER
3C	MER
3D	DER AUR
3E 3F	SUR
40	STH

OpCode	Mnemonic XI
97 98	LM
99 9A	TRACE LAM
9B	STAM
A50 A51	IIHH IIHL
A52	IILH
A53 A54	IILL NIHH
A55	NIHL
A56 A57	NILH NILL
A58	OIHH
A59 A5A	OIHL OILH
A5B	OILL
A5C A5D	LLIHH LLIHL
A5E	LLILH
A5F A70	LLILL TMH
A70	TMLH
A71 A71	TML TMLL
A72	TMHH
A73 A74	TMHL BRC
A75	BRAS
A76 A77	BRCT BRCTG
A78	LHI
A79 A7A	LGHI AHI
A7B	AGHI
A7C A7D	MHI MGHI
A7E A7F	CHI CGHI
A8	MVCLE
A9 AC	CLCLE STNSM
AD	STOSM
AE AF	SIGP MC
B1	LRA
B202 B204	STIDP SCK
B205	STCK
B206 B207	SCKC STCKC
B208	SPT
B209 B20A	STPT SPKA
B20B	IPK
B20D B210	PTLB SPX
B211	STPX
B212 B214	STAP SIE
B218	PC
B219 B21A	SAC CFC
B221	IPTE IDM
B222 B223	IPM IVSK
B224 B225	IAC SSAR
B226	EPAR
B227 B228	ESAR PT
B229	ISKE
	·

B22A RRBE B307 MXDBR B371 LNDFR B22B DXR B309 CEBR B372 CPSDR B22E POIN B30B AEBR B373 LCDFR B22E POOUT B30D DEBR B374 LZCR B231 HSCH B30D DEBR B375 LZDR B231 HSCH B30D DEBR B376 LZXR B233 SSCH B30E MAEBR B377 FICR B233 HSCH B30E MEBR B377 FICR B233 SSCH B310 LPDBR B384 SFPC B234 STSCH B311 LNDBR B385 SFASR B235 TSCH B313 SCBBR B391 CULFBR B235 TSCH B313 SCBBR B391 CULFBR B236 TSTRW B316 SCDBR B394 CEFBR B237 SAL <td< th=""><th>OpCode</th><th>Mnemonic</th><th>OpCode</th><th>Mnemonic</th><th></th><th>OpCode</th><th>Mnemonic</th></td<>	OpCode	Mnemonic	OpCode	Mnemonic		OpCode	Mnemonic
B220	B22A	RRBE	B307	MXDBR		B370	LPDFR
B220	B22B	SSKE	B308	KEBR		B371	LNDFR
B22D DXR B30B AEBR B373 LCDFR B22E PGOUT B30C MDEBR B375 LZDR B231 HSOH B30D DEBR B376 LZVR B232 MSCH B30E MAEBR B377 FIER B232 MSCH B30F MSEBR B377 FIER B233 SSCH B310 LPDBR B384 SFPC B234 STSCH B311 LNDBR B385 SFASR B236 TSCH B311 LNDBR B385 SFASR B236 TSCH B311 LNDBR B380 CEFER B236 TSCH B314 SCBER B391 CULFBR B237 SAL B314 SCBER B394 CEFBR B233 STCRW B316 SODBR B394 CEFBR B233 STCRW B316 SODBR B394 CEFBRA B233 STCHW							
B22E							
B225							
B220 CSCH B30D DEBR B376 LZXR B221 HSCH B30F MAEBR B377 FIER B233 SSCH B310 LPDBR B384 SFPC B234 STSCH B311 LNDBR B385 SFASR B235 TSCH B312 LTDBR B380 EFPC B237 SAL B314 SCDBR B391 CDLFBR B238 RSCH B315 SODBR B392 CDLFBR B238 RSCH B315 SODBR B394 CEFBR B238 RCHP B316 SOXBR B394 CEFBR B238 RCHP B318 KDBR B395 CDFBR B234 CSCHM B319 CDBR B395 CDFBRA B241 CKSM B318 SDBR B396 CXFBRA B241 CKSM B316 MSCR B399 CFDBRA B245 SOCER							
B231 HSCH B30E MAEBR B377 FIER B232 MSCH B30F MSEBR B377 FIDR B233 SSCH B310 LPDBR B384 SFPC B236 TFI B313 LCDBR B390 CLEFBR B236 TPI B313 LCDBR B390 CLEFBR B238 RSCH B314 SOEBR B391 CULFBR B238 RSCH B314 SOEBR B391 CULFBR B238 STCRW B316 SOZBR B394 CEFBR B238 STCRW B316 SOZBR B394 CEFBR B239 STCRW B316 SOZBR B394 CEFBR B230 SCHM B316 SOZBR B394 CEFBR B230 SCHBRA B317 MIEBB B395 CDFBR B240 BAKR B31A ADBR B396 CXFBRA B241 CKSM <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
B222 MSCH B30F MSEBR B37F FIDR B234 STSCH B310 LPDBR B384 SFPC B235 TSCH B311 LNDBR B385 SFASR B236 TPI B313 LCDBR B390 CELFBR B237 SAL B314 SOEBR B391 CDLFBR B238 RSCH B315 SODBR B394 CEFBR B238 RSCH B316 SOXBR B394 CEFBR B233 STCPS B317 MEEBBR B394 CEFBRA B234 STCPS B317 MEEBBR B394 CEFBRA B235 SCHM B318 MDBR B395 CDFBRA B244 SOLM B318 SDBR B396 CXFBRA B244 SODR B31C MBBR B396 CXFBRA B244 SODR B316 MBBR B399 CFBBR B245 SCER <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
B234 STSCH B310 LPDBR B384 SFPC B235 TSCH B311 LNDBR B385 SFASR B235 TSCH B311 LNDBR B386 SFASR B236 TPI B313 LODBR B390 CLEFBR B237 SAL B314 SOCBR B391 CLEFBR B238 RSCH B316 SOXBR B392 CXLFBR B238 STCRW B316 SOXBR B394 CEFBRA B230 STCRW B316 SOBR B394 CEFBRA B233 STCRW B316 SOBR B395 CDFBRA B234 CKSM B318 SDBR B396 CXFBRA B240 BAKR B31A ADBR B396 CXFBRA B241 CKSM B31B SDBR B398 CFEBR B245 SOER B31D DDBR B3398 CFEBR B245 STPAL <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
B224 STSCH B311 LNDBR B385 SFASR B236 TPI B313 LCDBR B390 CELFBR B237 SAL B314 SQEBR B391 CDLFBR B238 RSCH B315 SOLDBR B394 CEFBR B239 STCRW B316 SOXBR B394 CEFBR B238 RCHP B318 KDBR B395 CDFBR B238 RCHP B318 KDBR B395 CDFBRA B234 SCYBR B319 CDBR B395 CDFBRA B2320 SCHM B319 CDBR B395 CDFBRA B241 CKSM B318 SDBR B396 CXFBRA B244 CKSM B318 SDBR B396 CXFBRA B244 CKSM B316 MADBR B399 CFDBRA B244 CKSM B316 MADBR B399 CFDBRA B247 MSTA </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
B235 TSCH B312 LTDBR B38C EFFC B236 TPI B313 LCDBR B390 CELFBR B238 RSCH B315 SOLDBR B392 CLLFBR B238 RSCH B316 SOXBR B394 CEFBR B234 STCPS B317 MEEBR B394 CEFBR B238 RCHP B318 KDBR B395 CDFBR B232 SCHM B318 DDBR B395 CDFBRA B234 CKSM B318 SDBR B396 CXFBRA B244 SODR B316 MDBR B396 CXFBRA B244 SODR B310 DDBR B398 CFEBR B245 SOCR B310 DDBR B399 CFDBR B246 STURA B31f MSDBR B399 CFDBR B246 STURA B316 LNR B399 CFDBR B246 STURA							
B236 TPI B313 LCDBR B390 CELFBR B238 RSCH B316 SQXBR B391 CDLFBR B238 RSCH B316 SQXBR B394 CFBR B239 STCRW B316 SQXBR B394 CFBRR B238 RCPP B318 KDBR B395 CDFBR B238 RCHP B318 KDBR B395 CDFBRA B241 CKSM B318 SDBR B396 CXFBRA B241 CKSM B318 SDBR B396 CXFBRA B244 SODR B31C MDBR B399 CFBRA B244 STURA B31E MSDBR B399 CFDBR B244 PALB B324 LDER B394 CFKBR B247 MSTA B31E MSDBR B399 CFDBR B248 PALB B324 LDER B394 CFKBR B244 LDRA							
B237							
B238 RSCH B315 SODBR B394 CEFBR B239 STCPS B316 SQXBR B394 CEFBRA B238 RCHP B318 KDBR B395 CDFBR B230C SCHM B319 CDBR B395 CDFBRA B240 BAKR B31A ADBR B396 CXFBRA B241 CKSM B31B SDBR B396 CXFBRA B244 SQFR B31D DDBR B398 CFEBRA B244 SQFR B31E MDBR B399 CFDBRA B245 SQER B31F MADBR B399 CFDBRA B246 STURA B31F MADBR B399 CFDBRA B247 MSTA B31F MADBR B399 CFDBRA B248 PALB B325 LXER B399 CFDBRA B248 LUPA B326 LXER B399 CLFDBR B240 CTPA </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
B239 STCRW B316 SOXBR B394 CEFBRA B238 RCHP B318 KDBR B395 CDFBRA B236 SCHM B319 CDBR B395 CDFBRA B240 BAKR B31A ADBR B396 CXFBRA B241 CKSM B31B SDBR B396 CXFBRA B244 SQDR B31C MDBR B398 CFEBRA B245 SQER B31D DDBR B398 CFEBRA B246 STURA B31E MADBR B399 CFDBRA B247 MSTA B31E MADBR B399 CFDBRA B248 PALB B32E LXDR B39A CFXBRA B249 EREG B325 LXDR B39A CFXBRA B248 LUPA B326 LXER B39D CLFDBR B244 LESTA B326 LXER B39D CLFDBR B241 LYAR </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
B23A STCPS B317 MEEBR B394 CEFBRA B23B RCHP B318 KDBR B395 CDFBR B240 BAKR B31A ADBR B395 CDFBR B241 CKSM B31B SDBR B396 CXFBR B244 SQDR B31C MDBR B398 CFEBRA B245 SQER B31D DDBR B398 CFEBRA B246 STURA B31F MSDBR B399 CFDBRA B247 MSTA B31F MSDBR B399 CFDBRA B248 PALB B324 LDER B39A CFXBRA B248 PALB B326 LXER B39A CFXBRA B248 LUPA B326 LXER B39A CFXBRA B244 STA B326 LXER B39C CLFBRA B241 SAR B337 MSER B39E CLFBRA B242 SAR	B238		B315	SQDBR		B392	CXLFBR
B23B RCHP B318 KOBR B395 CDFBRA B240 BAKR B311 ADBR B396 CXFBRA B241 CKSM B31B SDBR B396 CXFBRA B244 SQDR B31C MDBR B398 CFEBRA B244 SQDR B31C MDBR B398 CFEBRA B245 SQER B31D DDBR B398 CFEBRA B246 STURA B31E MADBR B399 CFDBRA B248 PALB B324 LDER B39A CFXBR B249 EREG B325 LXDR B39A CFXBR B248 LURA B32E MAER B39D CLFDBR B248 LURA B32E MAER B39D CLFDBR B246 TAR B32F MSER B330 CELGBR B241 CAR B337 MEER B331 CDLGBR B242 SAR	B239	STCRW	B316	SQXBR		B394	CEFBR
B23C SCHM B319 CDBR B396 CXFBR B241 CKSM B318 SDBR B396 CXFBR B244 SQDR B31C MBBR B396 CXFBR B244 SQDR B31D DDBR B398 CFEBR B246 STURA B31E MADBR B399 CFDBR B247 MSTA B31F MSDBR B399 CFDBR B248 PALB B324 LDER B39A CFXBR B248 EREG B325 LXDR B39A CFXBR B248 LIRA B32E LXER B39C CLFDBR B241 LIRA B32F MAER B39C CLFDBR B24D CPYA B336 SQXR B3A0 CLFDBR B24E SAR B337 MEER B39C CLFABR B24F EAR B338 MAYLR B3A1 CDLGBR B24F EAR <	B23A	STCPS	B317	MEEBR		B394	CEFBRA
B240 BAKR B31A ADBR B396 CXFBRA B241 CKSM B31B SDBR B396 CXFBRA B245 SQER B31D DDBR B398 CFEBR B246 STURA B31E MADBR B399 CFDBR B247 MSTA B31E MADBR B399 CFDBRA B248 PALB B324 LDER B39A CFXBR B248 EREG B325 LXDR B39A CFXBRA B248 EREG B325 LXDR B39A CFXBRA B244 ESTA B32E MAER B39D CLFDBR B244 LSTA B32E MAER B39D CLFDBR B241 CYA B336 SQXR B3A0 CELGBR B242 SAR B337 MEER B3A1 CDLGBR B252 MSR B33A MAYLR B3A4 CEGBRA B255 MVST	B23B	RCHP	B318	KDBR		B395	CDFBR
B241	B23C	SCHM	B319	CDBR		B395	CDFBRA
B241	B240	BAKR	B31A	ADBR		B396	CXFBR
B244 SODR	B241	CKSM	B31B			B396	CXFBRA
B245 SOER					1		
B246					1		
B247 MSTA B31F MSDBR B399 CFDBRA B248 PALB B324 LDER B394 CFXBRA GFXBR B249 EREG B325 LXDR B394 CFXBRA B244 EDBR B395 CLFDBR B244 EDBRA B326 LXER B39C CLFBR B246 CLFABR B326 LXER B39C CLFBR B246 CLFABR B327 MSER B39E CLFABR B246 CLFABR B340 CLFABR B246 CLFABR B346 CLFABR B346 CLFABR B246 CLFABR B346 CLF					1		
B248 PALB B324 LDER B39A CFXBR B244 ERIEG B325 LXDR B39A CFXBRA B244 ESTA B326 LXER B39C CLFEBR B24B LURA B32E MAER B39D CLFDBR B24D CPYA B336 SOXR B3A0 CELGBR B24E SAR B337 MEER B3A1 CDLGBR B24E SAR B338 MYLR B3A2 CXLGBR B250 CSP B339 MYLR B3A4 CEGBRA B255 MSR B33A MYR B3A5 CDGBR B255 MVST B33B MYHR B3A5 CDGBR B255 MVST B33C MAYHR B3A5 CDGBR B255 MVST B33C MAYHR B3A5 CDGBR B256 DSA B33F MSDR B3A6 CXGBR B255 MVST <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>							
B249 EREG B325 LXDR B39A CFXBRA B248 LURA B326 LXER B39C CLFBBR B24C TAR B32F MSER B39D CLFDBR B24C TAR B32F MSER B39D CLFDBR B24C TAR B32F MSER B39D CLFDBR B24E SAR B336 SOXR B3A0 CELGBR B24F EAR B338 MAYLR B3A2 CXLGBR B255 MSB B339A MYLR B3A4 CEGBR B252 MSR B338 MYR B3A5 CDGBR B254 MVPG B33B MYR B3A5 CDGBR B255 MSST B33C MAYHR B3A5 CDGBR B255 MSG B33B MYHR B3A6 CXGBRA B258 BSG B33B MADR B3A6 CXGBRA B255 CLST B3					1		
B24A ESTA B326 LXER B39C CLFBR B24C TAR B32F MAER B39D CLFDBR B24D CPYA B336 SQXR B340 CELGBR B24F SAR B337 MEER B341 CDLGBR B24F EAR B338 MAYLR B3A2 CXLGBR B250 CSP B339 MYLR B3A4 CEGBR B252 MSR B33A MAYR B3A4 CEGBRA B254 MVPG B338 MYR B3A5 CDGBRA B255 MVST B33C MAYHR B3A5 CDGBRA B255 MVST B33B MYR B3A6 CXGBRA B255 MVST B33B MYHR B3A6 CXGBRA B255 CUSE B33D MYHR B3A6 CXGBRA B258 BSA B33F MSDR B3A6 CXGBRA B255 CLST <t< td=""><td></td><td></td><td></td><td></td><td>1</td><td></td><td></td></t<>					1		
B24B LURA B32E MAER B39D CLFDBR B24C TAR B32F MSER B39E CLFXBR B24F SAR B336 SOXR B3A0 CELGBR B24F SAR B337 MEER B3A1 CDLGBR B24F EAR B338 MYLR B3A4 CEGBRA B250 CSP B339 MYLR B3A4 CEGBRA B252 MSR B33A MAYR B3A5 CDGBR B255 MVST B33B MYHR B3A5 CDGBRA B255 MVST B33C MAYHR B3A5 CDGBRA B255 MVST B33B MYHR B3A6 CXGBR B255 MVST B33B MAYHR B3A6 CXGBR B255 MVST B33D MYHR B3A6 CXGBRA B256 DSS B33E MADR B3A6 CXGBRA B255 MSC <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>							
B24C TAR B32F MSER B39E CLFXBR B24D CPYA B336 SOXR B3A0 CELGBR B24F SAR B337 MEER B3A1 CDLGBR B24F EAR B338 MAYLR B3A2 CXLGBR B250 CSP B339 MYLR B3A4 CEGBR B252 MSR B338 MYR B3A4 CEGBR B252 MSR B338 MYR B3A5 CDGBR B254 MVPG B338 MYR B3A5 CDGBR B255 MSST B33C MAYHR B3A5 CDGBR B255 MSST B33C MAYHR B3A6 CXGBRA B258 BSG B33E MADR B3A6 CXGBRA B255 CLST B340 LPYBR B3A6 CGBRA B255 CSST B341 LNXBR B3A9 CGDBR B265 SRST B3					1		
B24D CPYA B336 SQXR B3A0 CELGBR B24F EAR B337 MEER B3A1 CDLGBR B250 CSP B338 MAYLR B3A2 CXLGBR B250 CSP B338 MYR B3A4 CEGBR B252 MSR B33A MAYR B3A4 CEGBRA B254 MVPG B338 MYR B3A5 CDGBRA B255 MVST B33C MAYHR B3A5 CDGBRA B256 BSG B338 MYHR B3A6 CXGBRA B258 BSG B338 MADR B3A6 CXGBRA B255 DCLST B340 LPXBR B3A8 CGEBRA B258 BSA B33F MSDR B3A8 CGEBRA B256 DCLST B340 LPXBR B3A8 CGEBRA B256 CLST B341 LLXBR B3A9 CGDBRA B257 XSCH					1		
B24E SAR B337 MEER B341 CDLGBR B24F EAR B338 MAYLR B3A2 CXLGBR B250 CSP B339 MYLR B3A4 CEGBRA B252 MSR B33A MAYR B3A4 CEGBRA B255 MVST B33B MYHR B3A5 CDGBRA B255 CUSE B33D MYHR B3A6 CXGBR B255 BSG B33E MADR B3A6 CXGBRA B255 BSG B33E MADR B3A6 CXGBRA B25A BSAB B33F MSDR B3A8 CGEBRA B25D CLST B340 LPXBR B3A8 CGEBRA B255 SRST B341 LNXBR B3A9 CGDBR B263 CMPSC B342 LTXBR B3A9 CGDBRA B276 XSCH B343 LCXBR B3AA CGXBR B277 RP							
B24F EAR B338 MAYLR B3A2 CXLGBR B250 CSP B339 MYLR B3A4 CEGBR B252 MSR B33A MAYR B3A4 CEGBRA B254 MVPG B33B MYR B3A5 CDGBR B255 MVST B33C MAYHR B3A5 CDGBRA B255 MSST B33D MYHR B3A6 CXGBRA B258 BSG B33F MADR B3A6 CXGBRA B255 BSA B33F MSDR B3A6 CXGBRA B255 SST B341 LNXBR B3A9 CGDBR B255 SRST B341 LNXBR B3A9 CGDBRA B276 XSCH B343 LCXBR B3AA CGXBRA B277 RP B344 LEDBR B3AA CGXBRA B277 RP B345 LDXBR B3AC CLGEBR B279 SACF <							
B250 CSP B339 MYLR B344 CEGBR B254 MSR B33A MAYR B344 CEGBRA B254 MVPG B33B MYR B345 CDGBRA B255 MVST B33C MAYHR B345 CDGBRA B257 CUSE B33D MYHR B346 CXGBRA B258 BSG B33E MADR B346 CXGBRA B258 BSA B33F MSDR B348 CGEBRA B250 CLST B340 LPXBR B348 CGEBRA B25E SRST B341 LNXBR B3A9 CGDBRA B263 CMPSC B342 LTXBR B3A9 CGDBRA B276 XSCH B342 LTXBR B3A9 CGDBRA B277 RP B344 LEDBRA B3AC CLGEBR B277 RP B344 LEDBRA B3AC CLGEBR B270 STSI B345 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
B252 MSR B33A MAYR B3A4 CEGBRA B254 MVPG B33B MYR B3A5 CDGBR B255 MVST B33C MAYHR B3A5 CDGBRA B257 CUSE B33D MYHR B3A6 CXGBR B25A BSG B33E MADR B3A6 CXGBRA B25A BSAB B3AB CGEBRA B3AB CGEBRA B25D CLST B340 LPXBR B3A8 CGEBRA B25B SSRST B341 LIXBR B3A9 CGDBR B263 CMPSC B342 LTXBR B3A9 CGDBRA B276 XSCH B343 LCXBR B3AA CGXBRA B277 RP B344 LEDBRA B3AA CGXBRA B277 RP B344 LEDBRA B3AC CLGEBR B279 STCKF B345 LDXBR B3AC CLGEBR B270 STSH <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
B254 MVPG B33B MYR B3A5 CDGBR B255 MVST B33C MAYHR B3A5 CDGBRA B257 CUSE B33D MYHR B3A6 CXGBRA B258 BSG B33E MADR B3A6 CXGBRA B25A BSA B33F MSDR B3A8 CGEBR B25D CLST B340 LPYBR B3A8 CGEBRA B25E SRST B341 LNXBR B3A9 CGDBR B263 CMPSC B342 LTXBR B3A9 CGDBRA B276 XSCH B343 LCXBR B3AA CGXBRA B277 RP B344 LEDBR B3AA CGXBRA B277 RP B345 LDXBR B3AC CLGEBR B279 SACF B345 LDXBR B3AC CLGEBR B270 STSI B346 LEXBRA B3B4 CEFR B299 SRNM							
B255 MVST B33C MAYHR B3A5 CDGBRA B257 CUSE B33D MYHR B3A6 CXGBR B258 BSG B33E MADR B3A6 CXGBRA B25A BSA B33F MSDR B3A8 CGEBR B25E SRST B340 LPXBR B3A9 CGDBRA B25E SRST B341 LNXBR B3A9 CGDBRA B276 XSCH B342 LTXBR B3A9 CGDBRA B277 RP B344 LEDBR B3AA CGXBRA B277 RP B344 LEDBRA B3AC CLGEBR B279 SACF B345 LDXBR B3AD CLGDBR B270 STSI B346 LEXBR B3AD CLGDBR B270 STSI B346 LEXBRA B3B5 CDFR B299 SRMM B346 LEXBRA B3B5 CDFR B290 LFPC							CEGBRA
B257 CUSE B33D MYHR B3A6 CXGBRA B258 BSG B33E MADR B3A6 CXGBRA B25A BSA B33F MSDR B3A8 CGEBRA B25D CLST B340 LPXBR B3A8 CGEBRA B25E SRST B341 LNXBR B3A9 CGDBRA B263 CMPSC B342 LTXBR B3A9 CGDBRA B276 XSCH B343 LCXBR B3AA CGXBRA B277 RP B344 LEDBRA B3AA CGXBRA B279 STCKE B344 LEDBRA B3AC CLGEBR B279 SACF B345 LDXBR B3AD CLGBBR B270 STSI B346 LEXBRA B3B4 CEFR B297 STSI B346 LEXBRA B3B5 CDFR B290 STPPC B347 FIXBRA B3B6 CXFR B290 LFPC	B254	MVPG	B33B	MYR		B3A5	
B258 BSG B33E MADR B3A6 CXGBRA B25A BSA B33F MSDR B3A6 CGEBR B25D CLST B340 LPYBR B3A8 CGEBRA B25E SRST B341 LNXBR B3A9 CGDBRA B263 CMPSC B342 LTXBR B3A9 CGDBRA B276 XSCH B344 LEDBRA B3AA CGXBRA B277 RP B344 LEDBRA B3AC CLGEBR B278 STCKE B344 LEDBRA B3AC CLGEBR B279 SACF B345 LDXBRA B3AE CLGBRR B270 STSI B346 LEXBRA B3BA CEFR B290 STSI B346 LEXBRA B3B4 CEFR B290 STRPC B347 FIXBRA B3B6 CXFR B290 LFPC B347 FIXBRA B3B6 CXFR B290 LFP	B255	MVST	B33C	MAYHR		B3A5	CDGBRA
B25A BSA B33F MSDR B3A8 CGEBRA B25D CLST B340 LPXBR B3A8 CGEBRA B25E SRST B341 LNXBR B3A9 CGDBRA B263 CMPSC B342 LTXBR B3A9 CGDBRA B276 XSCH B343 LCXBR B3AA CGXBRA B277 RP B344 LEDBRA B3AC CLGEBR B279 SACF B345 LDXBRA B3AD CLGDBR B270 STSI B345 LDXBRA B3AE CLGXBR B270 STSI B346 LEXBR B3BA CGFR B299 SRNM B346 LEXBR B3B4 CEFR B299 SRNM B346 LEXBR B3B5 CDFR B290 LFPC B347 FIXBRA B3B6 CYFR B246 CU21 B348 KXBR B3BA CFER B2A6 CU21	B257	CUSE	B33D	MYHR		B3A6	CXGBR
B25D CLST B340 LPXBR B3A8 CGEBRA B25E SRST B341 LIXBR B3A9 CGDBR B263 CMPSC B342 LTXBR B3A9 CGDBRA B276 XSCH B343 LCXBR B3AA CGXBR B277 RP B344 LEDBRA B3AA CGXBRA B279 STCKE B344 LEDBRA B3AC CLGEBR B270 STCKF B345 LDXBRA B3AE CLGBR B270 STSI B346 LEXBR B3B4 CEFR B299 SRNM B346 LEXBRA B3B5 CDFR B299 STPPC B347 FIXBRA B3B6 CXFR B290 LFPC B347 FIXBRA B3B6 CYFR B240 CUTF B348 KXBR B3B9 CFDR B2A6 CU21 B348 XSBR B3C CEGR B2A7 CU17E <td>B258</td> <td>BSG</td> <td>B33E</td> <td>MADR</td> <td></td> <td>B3A6</td> <td>CXGBRA</td>	B258	BSG	B33E	MADR		B3A6	CXGBRA
B25E SRST B341 LNXBR B3A9 CGDBR B263 CMPSC B342 LTXBR B3A9 CGDBRA B276 XSCH B343 LCXBR B3AA CGXBR B277 RP B344 LEDBRA B3AA CGXBRA B278 STCKE B344 LEDBRA B3AC CLGEBR B279 SACF B345 LDXBRA B3AC CLGEBR B270 STCKF B345 LDXBRA B3AE CLGXBR B270 STSI B346 LEXBRA B3B4 CEFR B299 SRNM B346 LEXBRA B3B6 CXFR B290 STFPC B347 FIXBRA B3B6 CXFR B290 LFPC B347 FIXBRA B3B6 CXFR B290 LFPC B347 KIXBR B3B8 CFER B2A6 CU21 B348 XXBR B3B0 CFER B2A7 CU12	B25A	BSA	B33F	MSDR		B3A8	CGEBR
B263 CMPSC B342 LTXBR B3A9 CGDBRA B277 RP B343 LCXBR B3AA CGXBR B278 STCKE B344 LEDBR B3AA CGXBRA B279 SACF B345 LDXBRA B3AC CLGBBR B270 STCKF B345 LDXBRA B3AD CLGDBR B27D STSI B346 LEXBR B3B4 CEFR B299 SRNM B346 LEXBRA B3B5 CDFR B290 STFPC B347 FIXBR B3B6 CXFR B290 LFPC B347 FIXBRA B3B8 CFER B2A5 TRE B348 KXBR B3B9 CFDR B2A6 CU21 B349 XXBR B3B9 CFDR B2A7 CU12 B34A AXBR B3C1 LDGR B2A7 CUTFU B34C MXBR B3C4 CEGR B2B1 STFL	B25D	CLST	B340	LPXBR		B3A8	CGEBRA
B276 XSCH B343 LCXBR B3AA CGXBR B277 RP B344 LEDBRA B3AA CGXBRA B279 STCKE B344 LEDBRA B3AC CLGEBR B279 SACF B345 LDXBRA B3AD CLGDBR B270 STSI B346 LEXBR B3B4 CEFR B299 SRNM B346 LEXBRA B3B5 CDFR B299 STFPC B347 FIXBRA B3B6 CXFR B290 STFPC B347 FIXBRA B3B6 CXFR B295 LPPC B347 FIXBRA B3B8 CFER B2A5 TRE B348 KXBR B3B9 CFDR B2A6 CU17F B34A AXBR B3C1 LDGR B2A7 CU17E B34A AXBR B3C4 CEGR B2A7 CU17U B34C MXBR B3C6 CXGR B2B0 STFLE	B25E	SRST	B341	LNXBR		B3A9	CGDBR
B276 XSCH B343 LCXBR B3AA CGXBR B277 RP B344 LEDBRA B3AA CGXBRA B279 STCKE B344 LEDBRA B3AC CLGEBR B279 SACF B345 LDXBRA B3AD CLGDBR B270 STSI B346 LEXBR B3B4 CEFR B299 SRNM B346 LEXBRA B3B5 CDFR B299 STFPC B347 FIXBRA B3B6 CXFR B290 STFPC B347 FIXBRA B3B6 CXFR B295 LPPC B347 FIXBRA B3B8 CFER B2A5 TRE B348 KXBR B3B9 CFDR B2A6 CU17F B34A AXBR B3C1 LDGR B2A7 CU17E B34A AXBR B3C4 CEGR B2A7 CU17U B34C MXBR B3C6 CXGR B2B0 STFLE	B263	CMPSC	B342	LTXBR		B3A9	CGDBRA
B277 RP B344 LEDBR B3AA CGXBRA B278 STCKE B344 LEDBRA B3AC CLGEBR B279 SACF B345 LDXBR B3AD CLGDBR B27C STCKF B345 LDXBRA B3AE CLGXBR B27D STSI B346 LEXBRA B384 CEFR B299 SRNM B346 LEXBRA B385 CDFR B290 STFPC B347 FIXBRA B386 CXFR B290 LFPC B347 FIXBRA B386 CXFR B290 LFPC B347 FIXBRA B386 CYFR B290 LFPC B347 FIXBRA B386 CYFR B280 CFPC B348 XXBR B389 CFER B2A6 CU21 B348 XXBR B361 CFR B2A7 CU12 B34A XXBR B362 CCGR B2B4 STFLE			B343				
B278 STCKE B344 LEDBRA B3AC CLGEBR B279 SACF B345 LDXBRA B3AD CLGDBR B27C STCKF B345 LDXBRA B3AE CLGXBR B27D STSI B346 LEXBR B3B4 CEFR B299 SRNM B346 LEXBRA B3B5 CDFR B29C STFPC B347 FIXBRA B3B6 CXFR B29D LFPC B347 FIXBRA B3B8 CFER B2A5 TRE B348 KXBR B3B9 CFDR B2A6 CU21 B349 CXBR B3BA CFXR B2A6 CU21 B349 CXBR B3BA CFXR B2A7 CUTFU B34C MXBR B3C1 LDGR B2A7 CUTFU B34C MXBR B3C5 CDGR B2B1 STFL B350 TBEDR B3C6 CXGR B2B1 STFL	B277	RP	B344	LEDBR		B3AA	CGXBRA
B279 SACF B345 LDXBR B3AD CLGDBR B27C STCKF B345 LDXBRA B3AE CLGXBR B27D STSI B346 LEXBR B384 CEFR B299 SRNM B346 LEXBRA B3B5 CDFR B299 STFPC B347 FIXBRA B3B6 CXFR B29D LFPC B347 FIXBRA B3B8 CFER B2A5 TRE B348 KXBR B3B9 CFDR B2A6 CU21 B349 CXBR B3BA CFXR B2A6 CU17E B34A AXBR B3C1 LDGR B2A7 CU17E B34A AXBR B3C4 CEGR B2BA7 CUTFU B34C MXBR B3C6 CXGR B2B0 STFLE B34D MXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C8 CGER B2B2 LPSWE		STCKE					
B27C STCKF B345 LDXBRA B3AE CLGXBR B27D STSI B346 LEXBRA B384 CEFR B299 SRNM B346 LEXBRA B385 CDFR B290 STFPC B347 FIXBR B386 CXFR B290 LFPC B347 FIXBRA B386 CXFR B290 LFPC B347 FIXBRA B386 CXFR B2A5 TRE B348 KXBR B389 CFDR B2A6 CU21 B349 CXBR B3BA CFXR B2A6 CU21 B344 AXBR B3C1 LDGR B2A7 CU12 B34B SXBR B3C4 CEGR B2A7 CUTFU B34C MXBR B3C5 CDGR B2B0 STFLE B34D DXBR B3C6 CXGR B2B1 STFLE B34D DXBR B3C6 CXGR B2B2 LPSWE <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>							
B27D STSI B346 LEXBRA B3B4 CEFR B299 SRNM B346 LEXBRA B3B5 CDFR B29C STFPC B347 FIXBR B3B6 CXFR B29D LFPC B347 FIXBRA B3B8 CFER B2A6 CU21 B348 KXBR B3B9 CFDR B2A6 CU21 B349 CXBR B3BA CFXR B2A6 CU17E B34A AXBR B3C1 LDGR B2A7 CU12 B34B SXBR B3C4 CEGR B2A7 CUTFU B34C MXBR B3C5 CDGR B2B0 STFLE B34D DXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C8 CGER B2B2 LPSWE B351 TBDR B3C6 CXGR B2B2 LPSWE B351 TBDR B3C0 CGDR B2B8 SRNMT B							
B299 SRNM B346 LEXBRA B3B5 CDFR B290 STFPC B347 FIXBRA B3B6 CXFR B290 LFPC B347 FIXBRA B3B8 CFER B2A5 TRE B348 KXBR B3B9 CFDR B2A6 CU21 B349 CXBR B3BA CFXR B2A6 CU172 B348 SXBR B3C4 CEGR B2A7 CU17U B34A AXBR B3C4 CEGR B2BA CTFU B34C MXBR B3C5 CDGR B2B0 STFLE B34D DXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C8 CGER B2B1 STFL B350 TBEDR B3C8 CGER B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CA CGXR B2B8 SRNMB B							
B29C STFPC B347 FIXBR B3B6 CXFR B29D LFPC B347 FIXBRA B3B8 CFER B2A5 TRE B348 KXBR B3B9 CFDR B2A6 CU21 B349 CXBR B3BA CFXR B2A7 CU12 B34B SXBR B3C1 LDGR B2A7 CU1FU B34C MXBR B3C5 CDGR B2BA STFLE B34D DXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C9 CGDR B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CO CGXR B2B9 SRMIT B357 FIEBR B3CD LGDR B2B9 SRMIT B357 FIEBR B3CD MDTR B2EB PPA B358 THDER B3D1 DDTR B2E6 CTND B35					1		
B29D LFPC B347 FIXBRA B3B8 CFER B2A5 TRE B348 KXBR B3B9 CFDR B2A6 CU1F B349 CXBR B3BA CFXR B2A6 CU1F B34A AXBR B3C1 LDGR B2A7 CU12 B34B SXBR B3C4 CEGR B2A7 CUTFU B34C MXBR B3C5 CDGR B2B0 STFLE B34D DXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C6 CGRR B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CA CGXR B2B9 SRNMIT B357 FIEBR B3CD LGDR B2EB LFAS B357 FIEBR B3D0 MDTR B2EC ETND B358 THDER B3D1 DDTR B2FA NIAI B358					1		
B2A5 TRE B348 KXBR B3B9 CFDR B2A6 CU21 B349 CXBR B3BA CFXR B2A6 CUUTF B34A AXBR B3C1 LDGR B2A7 CU12 B34B SXBR B3C4 CEGR B2BA CUTFU B34C MXBR B3C5 CDGR B2B0 STFLE B34D DXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C8 CGER B2B1 STFL B350 TBEDR B3C8 CGER B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CA CGXR B2B8 SRNMB B353 DIEBR B3CD LGDR B2B8 SRNMB B353 TIEBR B3CD LGDR B2B8 SRNMB B353 TIEBR B3CD MDTR B2B9 SRNMB B3					1		
B2A6 CU21 B349 CXBR B3BA CFXR B2A6 CUUTF B34A AXBR B3C1 LDGR B2A7 CUTEU B34B SXBR B3C4 CEGR B2BA7 CUTFU B34C MXBR B3C5 CDGR B2BB0 STFLE B34D DXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C8 CGER B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CO CGXR B2B9 SRNMIT B357 FIEBR B3CD LGDR B2EB LFAS B357 FIEBRA B3D0 MDTR B2EB PPA B358 THDER B3D0 MDTR B2EB TEND B359 THDR B3D1 DDTR B2F8 TEND B358 DIDBR B3D1 DDTRA B2F8 TEND <td< td=""><td></td><td></td><td></td><td></td><td>1</td><td></td><td></td></td<>					1		
B2A6 CUUTF B34A AXBR B3C1 LDGR B2A7 CU12 B34B SXBR B3C4 CEGR B2A7 CUTFU B34C MXBR B3C5 CDGR B2B0 STFLE B34D DXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C6 CGER B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CA CGXR B2B9 SRNMI B357 FIEBRA B3CD LGDR B2BD LFAS B357 FIEBRA B3DO MDTR B2EB PPA B358 THDER B3DO MDTR B2EC ETND B358 THDER B3D1 DDTR B2FA NIAI B35F FIDBR B3D2 ADTR B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR					1		
B2A7 CU12 B34B SXBR B3C4 CEGR B2A7 CUTFU B34C MXBR B3C5 CDGR B2B0 STFLE B34D DXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C8 CGER B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CA CGXR B2B9 SRNMT B357 FIEBR B3CD LGDR B2B8 SRNMT B357 FIEBR B3DO MDTR B2E8 PPA B358 THDER B3DO MDTR B2E8 PPA B358 THDER B3D1 MDTRA B2FC ETND B358 DIDBR B3D1 DDTRA B2FA NIAI B35F FIDBR B3D2 ADTR B2FF TRAP4 B360 LPXR B3D3 SDTRA B300 LPEBR <td< td=""><td></td><td></td><td></td><td></td><td>1</td><td></td><td></td></td<>					1		
B2A7 CUTFU B34C MXBR B3C5 CDGR B2B0 STFLE B34D DXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C8 CGER B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CA CGXR B2B9 SRNMT B357 FIEBR B3CD LGDR B2EB PA B358 THDER B3D0 MDTR B2EC ETND B358 THDR B3D1 DDTR B2F8 TEND B358 DIDBR B3D1 DDTR B2F8 TEND B358 DIDBR B3D1 DDTR B2F8 TEND B35F FIDBRA B3D2 ADTR B2F6 TABORT B35F FIDBRA B3D2 ADTRA B2FC TABORT B360 LPXR B3D3 SDTR B300 LPEBR <							
B2B0 STFLE B34D DXBR B3C6 CXGR B2B1 STFL B350 TBEDR B3C8 CGER B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CA CGXR B2B9 SRNMT B357 FIEBR B3CD LGDR B2BD LFAS B357 FIEBRA B3D0 MDTR B2EB PPA B358 THDER B3D0 MDTR B2EC ETND B359 THDR B3D1 DDTR B2FA NIAI B33F FIDBR B3D2 ADTR B2FA NIAI B35F FIDBRA B3D2 ADTRA B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LIEBR B362 LTXR B3D4 LDETR B302 LTEBR <					1		
B2B1 STFL B350 TBEDR B3C9 CGER B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CA CGXR B2B9 SRNMT B357 FIEBR B3CD LGDR B2B8 SRMB B357 FIEBR B3D0 MDTR B2E8 PPA B358 THDER B3D0 MDTRA B2EC ETND B359 THDR B3D1 DDTR B2FA NIAI B35F FIDBR B3D2 ADTR B2FC TABORT B35F FIDBRA B3D2 ADTR B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B362 LXR B3D5 LEDTR B303 LCEBR					1		
B2B2 LPSWE B351 TBDR B3C9 CGDR B2B8 SRNMB B353 DIEBR B3CA CGXR B2B9 SRNMT B357 FIEBR B3CD LGDR B2BD LFAS B357 FIEBRA B3D0 MDTR B2E8 PPA B358 THDR B3D0 MDTRA B2EC ETND B359 THDR B3D1 DDTR B2F8 TEND B358 DIDBR B3D1 DDTRA B2F6 AIAI B35F FIDBRA B3D2 ADTRA B2F7 TABORT B35F FIDBRA B3D2 ADTRA B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B365 LXR B3D5 LEDTR B303 LCEBR					1		
B2B8 SRNMB B353 DIEBR B3CA CGXR B2B9 SRNMT B357 FIEBR B3CD LGDR B2BD LFAS B357 FIEBRA B3D0 MDTR B2EB PPA B358 THDER B3D0 MDTRA B2EC ETND B359 THDR B3D1 DDTRA B2FA NIAI B35F FIDBR B3D2 ADTRA B2FC TABORT B35F FIDBRA B3D2 ADTRA B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B363 LCXR B3D5 LEDTR B304 LDETR B306 LXR B3D6 LTDTR B304 LDETR B306 LXB B3D7 FIDTR B305 LXDBR					1		
B2B9 SRNMT B357 FIEBR B3CD LGDR B2BD LFAS B357 FIEBRA B300 MDTR B2E8 PPA B358 THDER B300 MDTRA B2EC ETND B359 THDR B3D1 DDTR B2FA NIAI B35F FIDBR B3D2 ADTR B2FC TABORT B35F FIDBRA B3D2 ADTRA B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LINEBR B362 LTXR B3D4 LDETR B302 LTEBR B363 LCXR B3D5 LEDTR B304 LOEBR B365 LXR B3D6 LTDTR B305 LXDBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR							
B2BD LFAS B357 FIEBRA B3D0 MDTR B2EB PPA B358 THDER B3D0 MDTRA B2EC ETND B359 THDR B3D1 DDTR B2F8 TEND B35B DIDBR B3D1 DDTRA B2FA NIAI B35F FIDBR B3D2 ADTRA B2FC TABORT B35F FIDBRA B3D2 ADTRA B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B362 LXR B3D5 LEDTR B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR					1		
B2E8 PPA B358 THDER B300 MDTRA B2EC ETND B359 THDR B3D1 DDTR B2F8 TEND B35B DIDBR B3D1 DDTRA B2FA NIAI B35F FIDBR B3D2 ADTR B2FC TABORT B35F FIDBRA B3D2 ADTRA B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B363 LCXR B3D5 LEDTR B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR					1		
B2EC ETND B359 THDR B3D1 DDTR B2FA NIAI B35F DIDBR B3D1 DDTRA B2FA NIAI B35F FIDBR B3D2 ADTRA B2FC TABORT B35F FIDBRA B3D2 ADTRA B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B363 LCXR B3D5 LEDTR B303 LOEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIOTR B305 LXDBR B367 FIXR B3D8 MXTR					1		
B2F8 TEND B35B DIDBR B3D1 DDTRA B2FA NIAI B35F FIDBRA B3D2 ADTRA B2FC TABORT B35F FIDBRA B3D2 ADTRA B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B363 LCXR B3D5 LEDTR B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR					1		
B2FA NIAI B35F FIDBR B3D2 ADTR B2FC TABORT B35F FIDBRA B3D2 ADTRA B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B363 LCXR B3D5 LEDTR B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR					1		
B2FC TABORT B35F FIDBRA B3D2 ADTRA B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B363 LCXR B3D5 LEDTR B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR					1		
B2FF TRAP4 B360 LPXR B3D3 SDTR B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B363 LCXR B3D5 LEDTR B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR					1		
B300 LPEBR B361 LNXR B3D3 SDTRA B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B363 LCXR B3D5 LEDTR B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR					1		
B301 LNEBR B362 LTXR B3D4 LDETR B302 LTEBR B363 LCXR B3D5 LEDTR B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR					1		
B302 LTEBR B363 LCXR B3D5 LEDTR B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR	B300	LPEBR		LNXR	1	B3D3	SDTRA
B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR	B301	LNEBR	B362	LTXR		B3D4	LDETR
B303 LCEBR B365 LXR B3D6 LTDTR B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR	B302		B363	LCXR	1	B3D5	
B304 LDEBR B366 LEXR B3D7 FIDTR B305 LXDBR B367 FIXR B3D8 MXTR	B303		B365	LXR	1	B3D6	LTDTR
				LEXR		B3D7	
	B305	LXDBR	B367	FIXR	1	B3D8	MXTR
	B306	LXEBR	B369	CXR	1	B3D8	MXTRA

OpCode	Mnemonic
B3D9 B3D9	DXTR DXTRA
B3D9 B3DA	AXTR
B3DA B3DA	AXTRA
B3DB	SXTR
B3DB	SXTRA
B3DC	LXDTR
B3DD	LDXTR
B3DE	LTXTR
B3DF	FIXTR
B3E0	KDTR
B3E1	CGDTR
B3E1	CGDTRA
B3E2	CUDTR
B3E3	CSDTR
B3E4	CDTR
B3E5 B3E7	EEDTR ESDTR
B3E8	KXTR
B3E9	CGXTR
B3E9	CGXTRA
B3EA	CUXTR
B3EB	CSXTR
B3EC	CXTR
B3ED	EEXTR
B3EF	ESXTR
B3F1	CDGTR
B3F1	CDGTRA
B3F2	CDUTR
B3F3	CDSTR
B3F4 B3F5	CEDTR
B3F6	QADTR IEDTR
B3F7	RRDTR
B3F9	CXGTR
B3F9	CXGTRA
B3FA	CXUTR
B3FB	CXSTR
B3FC	CEXTR
B3FD	QAXIH
B3FE	IEXTR
B3FF	RRXTR
B6	STCTL LCTL
B7 B900	LCTL LPGR
B901	LNGR
B902	LTGR
B903	LCGR
B904	LGR
B905	LURAG
B906	LGBR
B907	LGHR
B908	AGR
B909	SGR
B90A	ALGR
B90B B90C	SLGR MSGR
B90D	DSGR
B90E	EREGG
B90F	LRVGR
B910	LPGFR
B911	LNGFR
B912	LTGFR
B913	LCGFR
B914	LGFR
B916	LLGFR
B917	LLGTR
B918	AGFR SGFR
B919 B91A	ALGFR
B91A B91B	SLGFR
B91C	MSGFR
B91D	DSGFR
B91E	KMAC
B91F	LRVR
B920	CGR

OpCode	Mnemonic
B921	CLGR
B925 B926	STURG LBR
B927	LHR
B928	PCKMO
B929 B92A	KMA KMF
B92B	KMO
B92C B92D	PCC KMCTR
B92E	KM
B92F	KMC
B930 B931	CGFR CLGFR
B939	DFLTCC
B93A B93C	KDSA PRNO
B93E	KIMD
B93F	KLMD
B941 B942	CFDTR CLGDTR
B943	CLFDTR
B946	BCTGR
B949 B94A	CFXTR CLGXTR
B94B	CLFXTR
B951 B952	CDFTR CDLGTR
B953	CDLFTR
B959	CXFTR
B95A B95B	CXLGTR CXLFTR
B960	CXLFTR CGRT
B961 B964	CLGRT
B965	NNGRK OCGRK
B966	NOGRK
B967 B972	NXGRK CRT
B973	CLRT
B974	NNRK
B975 B976	OCRK NORK
B977	NXRK
B980 B981	NGR OGR
B982	XGR
B983	FLOGR
B984 B985	LLGCR LLGHR
B986	MLGR
B987	DLGR
B988 B989	ALCGR SLBGR
B98A	CSPG
B98D B98E	EPSW IDTE
B98F	CRDTE
B990	TRTT
B991 B992	TRTO TROT
B993	TROO
B994 B995	LLCR LLHR
B996	MLR
B997	DLR
B998 B999	ALCR SLBR
B99A	EPAIR
B99B	ESAIR
B99D B99E	ESEA PTI
B99F	SSAIR
B9A1 B9A2	TPEI PTF
B9AA	LPTEA

OpCode	Mnemonic
B9AC B9AE	IRBM RRBM
B9AF	PFMF
B9B0	CU14
B9B1	CU24
B9B2	CU41 CU42
B9B3 B9BD	TRTRE
B9BE	SRSTU
B9BF	TRTE
B9C0 B9C8	SELFHR AHHHR
B9C9	SHHHR
B9CA	ALHHHR
B9CB	SLHHHR
B9CD B9CF	CHHR CLHHR
B9D8	AHHLR
B9D9	SHHLR
B9DA	ALHHLR
B9DB B9DD	SLHHLR CHLR
B9DF	CLHLR
B9E0	LOCFHR
B9E1 B9E2	POPCNT LOCGR
B9E3	SELGR
B9E4	NGRK
B9E5	NCGRK OGRK
B9E6 B9E7	XGRK
B9E8	AGRK
B9E9	SGRK
B9EA B9EB	ALGRK SLGRK
B9EC	MGRK
B9ED	MSGRKC
B9F0 B9F2	SELR LOCR
B9F4	NRK
B9F5	NCRK
B9F6	ORK XRK
B9F7 B9F8	ARK
B9F9	SRK
B9FA	ALRK
B9FB B9FD	SLRK MSRKC
BA	CS
BB	CDS
BD BE	CLM STCM
BF	ICM
C00	LARL
C01 C04	LGFI BRCL
C05	BRASL
C06	XIHF
C07 C08	XILF
C08	IIHF IILF
C0A	NIHF
C0B	NILF
COC COD	OIHF OILF
C0E	LLIHF
C0F	LLILF
C20 C21	MSGFI MSFI
C21	SLGFI
C25	SLFI
C28	AGFI
C29 C2A	AFI ALGFI
C2B	ALFI
C2C	CGFI

C2D C1GFI E31A ALGF E399 ALC C2F CLGFI E31C MSGF E399 SLB C2F CLFI E31C MSGF E390 LLGTAT C44 LGHRL E31D DSGF E390 LLGTAT C45 LHRL E31F LRVH E302 LG LBH C46 LGRL E324 STG E362 LLCH LBH C48 LGRL E324 STG E3C3 LTCH LHH C4B LGRL E324 STG E3C6 LHH LH C4C LGFRL E326 CVDY E3C7 STHH LH C4C LGFRL E326 CVDY E3C8 LTH LHH C4D LLGFRL E324 LTR E3C7 STHH LH	OpCode	Mnemonic	OpCode	Mnemonic	1	OpCode	Mnemonic
C2F	C2D	CFI	E31A	ALGF		E398	ALC
C2F	C2E	CLGFI	E31B	SLGF		E399	SLB
C44							
C44 LGHRL E31F LRVH E32CO LBH C45 LHRL E31F LRVH E3CO LBH C46 LGRIL E321 CLG E3C3 STCH C48 LGRIL E324 STG E3C3 STCH C4B LGRIL E326 CVDY E3C6 LHH C4D LRL E326 CVDY E3C6 LHH C4D LLGFRIL E328 CVDO E3C8 LTHAT C4E LLGFRIL E332 CLGF E3C8 LTHAT C65 BPRP E330 CGF E3CD CHF C64 CGHIL E331 CLGF E3CD CHF C65 CHRL E334 CLGF E3C1 TPROT C66 CLGHIL E338 AGH E502 STRAG C66 CLGRIL E338 LZPGF E504 MVCRL C67 CLGRIL E338							
C45 LHRIL E31F LRVH LRVH E302 LBH C46 C47 STHRL E321 CLG E302 LCG E302 LICH E3							
C46 LLGHRIL E320 CG E322 LLCH C47 STHRIL E321 CLG E302 STCH C48 STGRIL E324 STG E303 STCH C4D LGFRIL E324 STG E306 LLHH C4D LLGFRIL E326 CVDY E307 STHH C4F LLGFRIL E322 CVDG E302 LTHAT C4F STRIL E322 STRVG E308 STFH C5 BPRP E330 CGF E30C CHF C64 CGHRIL E334 CGH E30C CLHF C66 CLGHIL E338 AGH E500 LASP C66 CLGHIL E338 LZPF E500 LASP C66 CLGHIL E338 LZPF E500 LASP C67 CLFRIL E338 LZPF E50F MVCN C68 CAFRL E334							
C47 STHRL E321 CLG E323 STCH C48 LGRL E324 STG E303 STCH C4C LGFRL E326 CVDY E303 LHH C4C LGFRL E326 CVDG E303 LHH C4E LLGFRL E322 CVDG E303 LFH C4F STRL E327 STRHG E302 LFH C5 BPRP E330 CGF E308 STCH E308 STCH C60 EXRL E331 CLGF E30C CHF E50C CHF C66 CLGF CLF E50C CLF E50C CHF E50C<							
C4B LGRL E324 STG E304 LHH C4C LGFRL E325 CVDY E306 CVDY C4D LRI E326 CVDY E307 STHH C4E LLGFRL E327 STRVG E302 LTGF C5 BPRP E330 CGF E302 LTGF E307 CHF C80 EXRL E331 CLGF E307 CLHF E307 CHF C82 PFDRL E332 LTGF E307 CLHF E307 CHF C86 CGRIL E334 CGH E307 CLHF E500 LASP C86 CGRIL E338 AGH E501 TPROT E502 STRAG C66 CLGRIL E338 AGH E504 MVCR E50F MVCSK E50E MVCSK E50E MVCSK E50E MVCSK E50E MVCSK E50E CMMVCN E50E CHHSI E50E<							
C4B STGRIL E325 NTSTG E306 LLHH C4C LGFRIL E326 CVDV E307 STHH C4E LLGFRIL E32A LZRG E30A LFH C4F STRIL E32A LZRG E30B STHH E30C LFH C5 BPRP E330 CGF E30C CHF E50D LASP E50G LASP CHF CMC CHF CMC CHF E50G LASP E50G CHF CMC CHF CMC CHF E50G CHF E50G CHF CMC CHF E50G CHF E50G CHF CMC CHF CMC CHF E50G CHF E50G							
C4C LGFRL E326 CVDY E3C7 STHH C4E LLGFRL E32A LZFG E3C8 CVDG C5 BPRP E330 CGF E3C0 CHF C60 EXRL E331 CLGF E3C0 CHF C62 PFDRL E332 LTGF E500 LASP C64 CGHRL E334 CGH E501 LTPOT C65 CHRL E338 AGH E502 STRAG C66 CLGHRL E338 AGH E502 STRAG C67 CLHRL E338 AGH E506 MVCRL C68 CGRL E338 LZFG E507 MVCRL C66 CGFRL E332 MGH E548 MVCHI C66 CGFRL E335 STRVH E554 CHHSI C67 BPP E347 BIC E555 CHHSI C7 BP E342 LG		-					
CAD LRI E32A LZPG LGSG LFHAT CAF STRIL E32E CVDG E3CA LFHAT C5 BPRP E330 CGF E3CB STRH E3CB CHF E3CB STRH E3CB CHF E3CB CHF E5CD LASP E5CB CLHF E5CB CHF E5CB CLHF E5CB CLHF E5CB CLHF E5CB CLHF E5CB CLHF E5CB CLHF CLHF CLHF E5CB							
C4F LLGFRIL E32E CVDG E33CA LFH C5 BPRP E330 CGF E33CD CHF C60 EXRL E331 CLGF E3CD CHF C62 PFDRIL E332 LTGF E500 LLSP C65 CHRL E338 CGH E501 TPROT C66 CHRIL E338 AGH E502 STRAG C67 CLHRL E338 AGH E50E MVCRL C68 CGRIL E338 LZPF E50F MVCSK C68 CGRL E33C MGH E548 MVGHI C6C CGRIL E33F STRVH E554 CHHHI C6E CLGFRIL E33F STRVH E554 CHHISI C6F CLR E33F STRVH E554 CHHISI C6F CLRIL E34B STGSC E559 CLHISI C81 ECTG E34B <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
C4F							
C50							
C60	C4F	STRL	E32F	STRVG		E3CB	STFH
C62	C5	BPRP	E330	CGF		E3CD	CHF
C64 CGHRL E334 CGH E502 STRAG C66 CLHRL E336 PFD E502 STRAG C67 CLHRL E339 SGH E502 STRAG C68 CGRL E338 LZRGF E506 MVCSK C60 CLGRL E336 MGH E548 MVGHI C60 CRL E336 STRVH E544 MVHI C6E CLGFRL E337 STRVH E544 MVHI C6E CLGFRL E346 BCTG E555 CHHSI C6F CRL E346 BCTG E555 CHHSI C7 BPP E347 BIC E555 CHSI C81 ECTG E349 STGSC E555 CHSI C81 ECTG E349 STGSC E550 CLFHSI C82 CSST E340 LGSC E550 CLFHSI C84 LPD E340	C60	EXRL	E331	CLGF		E3CF	CLHF
C66 CHRL E336 PFD E502 STRAG C67 CLHRL E338 AGH E50A MVCRL C68 CGRL E33A LLZRGF E50A MVCDK C6A CLGRL E33B LZRF E50F MVCDK C6D CRIL E33G STRV E54G MVHIH C6E CLGFRL E33F STRVH E54C MVHIH C6F CLGFRL E346 BCTG E55G CHHSI C6F CLGFRL E346 BCTG E55G CHHSI C6B CLGFRL E346 BCTG E55G CHHSI C7 BPP E347 BIC E55G CHHISI C80 MVCOS E34B STGSC E55D CLGHISI C81 LPD E34C LGG E55D CLFHSI C82 CSST E34C LGG E55D CLFHSI C84 LPD E34D </td <td>C62</td> <td>PFDRL</td> <td>E332</td> <td>LTGF</td> <td></td> <td>E500</td> <td>LASP</td>	C62	PFDRL	E332	LTGF		E500	LASP
C66	C64	CGHRL	E334	CGH		E501	TPROT
C68	C65	CHRL	E336	PFD		E502	STRAG
C68	C66	CLGHRL	E338	AGH	ı	E50A	MVCRL
688 CGRL E33A LZRGF E544 MVCDK C6C CGFRL E33B LZRF E544 MVHII C6C CGFRL E33B STRV E546 MVHI C6E CLGFRL E33F STRVH E554 CHHSI C6F CLRL E346 BCTG E555 CLHHSI C7 BPP E347 BIC E558 CGHSI C80 MVCOS E348 LLGFSG E559 CLGHSI C81 ECTG E349 STGSC E550 CLFHSI C82 CSST E34C LGG E55D CLFHSI C84 LPD E34D LGSC E560 TBEGIN C85 LPDG E350 STY E661 TBEGIN C85 LPDG E351 MSY E602 VLEBRG CCA ALSIHN E335 CLY E603 VLEBRG CCA ALSIHN E337					•		
66A CLGRI E33B LZRF E544 MVHHI C6C CGFRI E33C MGH E548 MVHI C6E CLGFRI E33F STRVH E554 CMVHI C6E CLGFRI E33F STRVH E555 CHHSI C6F CLRI E346 BCTG E555 CLHHSI C7 BPP E347 BIC E558 CGHSI C80 MVCOS E348 LLGFSG E555 CLHSI C81 ECTG E349 STGSC E550 CLFHSI C82 CSST E340 LGSC E550 CLFHSI C84 LPD E34D LGSC E550 CLFHSI C85 LPDG E350 STY E601 VLEBRI C86 BRCTH E336 MSC E601 VLEBRI CCB ALSIHN E335 MSC E604 VLEBRI CCB CLIH E336							
C6C CGFRL E33C MGH E548 MVGHI C6B CLGRL E33E STRVH E554 CHHISI C6F CLGRL E346 BCTG E555 CLHHSI C7 BPP E347 BIC E558 CGHISI C80 MVCOS E348 LLGFSG E559 CLGHSI C81 ECTG E349 STGSC E550 CLFISI C81 LPD E34D LGSC E560 TBEGIN C84 LPD E350 STY E561 TBEGINC C85 LPDG E350 STY E561 TBEGINC C86 BRCTH E351 MSY E601 VLEBRI C86 BRCTH E353 MSC E601 VLEBRI CCB ALSIHN E355 CLY E604 VLEBR CCD CIH E357 XY E604 VLER D1 MVC E35A							
C6D CRL E33E STRV E55C MVHI C6E CLGFRL E33F STRVH E55A CHHSI C6F CLRL E34B BCTG E555 CLHHSI C7 BPP E347 BIC E559 CLGHSI C80 MVCOS E348 LLGFSG E559 CLGHSI C81 ECTG E349 STGSC E555 CLHSI C82 CSST E34C LGG E55D CLFHSI C84 LPD E33D LGSC E560 TBEGIN C85 LPG E353 MSC E561 TBEGINC C86 BRCTH E331 MSY E601 VLEBRI CC6 BRCTH E331 MSY E601 VLEBRI CC8 ALSIHN E335 CLY E603 VLEBRG CCB CLIH E337 XY E606 VLBR D1 MVN E338							
C6E CLGFRL E33F STRVH E555 CHHSI C6F CLRL E346 BCTG E555 CLHHSI C7 BPP E347 BIC E558 CGHSI C80 MVCOS E348 LLGFSG E550 CLGHSI C81 ECTG E349 STGSC E550 CLGHSI C82 CSST E340 LGG E550 CLFHSI C84 LPD E340 LGSC E560 TBEGINC C65 BRCTH E353 MSY E601 VLEBRR C66 BRCTH E353 MSC E601 VLEBRG CC8 ALSIHN E355 CLY E602 VLEBRG CCB ALSIHN E355 CLY E603 VLEBRG CCD CIH E357 XY E600 VLEBRG CCD CIH E357 XY E600 VLER D0 TRTR E358							
C6F CLRL E346 BCTG E555 CLHHSI C7 BPP E347 BIC E558 CGHSI C80 MVCOS E348 LLGFSG E559 CLGHSI C81 ECTG E349 STGSC E55D CLFHSI C84 LPD E340 LGG E55D CLFHSI C85 LPDG E350 STY E561 TBEGINC C68 BRCTH E351 MSC E560 TBEGINC C68 AIH E353 MSC E601 VLEBRR CC8 AIH E353 MSC E602 VLEBRR CCB CIH E356 OY E605 VLBRREP CCD CIH E356 OY E605 VLBRREP CCF CLIH E357 XY E606 VLBRREP D1 MVC E358 SY E607 VLER D2 MVC E358							
C7 BPP E347 BIC E558 CGHSI C80 MVCOS E348 LLGFSG E559 CLGHSI C81 ECTG E349 STGSC E55C CHSI C82 CSST E34C LGG E55D CLFHSI C84 LPD E34D LGSC E560 TBEGIN C85 LPDG E350 STY E601 VLEBRH CC6 BRCTH E351 MSY E601 VLEBRH CC8 AIH E353 MSC E602 VLEBRG CCA ALSIHN E355 CLY E603 VLEBRG CCB ALSIHN E355 CLY E604 VLLEBR CCD CIH E357 XY E606 VLBR D0 TRTR E358 LY E606 VLBR D1 MWC E35A AY E607 VLER D2 MVC E35A AY </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
C80 MVCOS E348 LLGFSG E559 CLGHSI C81 ECTG E349 STGSC E55C CHSI C84 LPD E34D LGGG E55D CLFHSI C85 LPDG E350 STY E560 TBEGINC C66 BRCTH E351 MSY E601 VLEBRG CC8 ALSIHN E355 CLY E602 VLEBRG CCB ALSIHN E355 CLY E603 VLEBRF CCD CIH E355 CLY E606 VLEBRF CCD CIH E355 CLY E606 VLEBRF CCD CIH E355 CY E606 VLEBRF CCD CIH E357 XY E606 VLEBRF CCD CIH E357 XY E607 VLER D0 TRTR E358 ALY E607 VLER D1 MVC E358							
C81 ECTG E349 STGSC E55C CHSI C82 CSST E34C LGG E55D CLFHSI C84 LPD E34D LGSC E560 TBEGIN C85 LPDG E350 STY E601 VLEBRR CC6 BRCTH E351 MSY E601 VLEBRR CC8 AlH E353 MSC E602 VLEBRR CCA ALSIHN E355 CLY E604 VLLEBRR CCD CIH E356 OY E605 VLBRREP CCD CIH E356 OY E605 VLBREP CCF CILH E357 XY E606 VLBR D1 MVN E358 LY E607 VLER D2 MVC E358 MY E609 VSTEBRH D3 MVZ E358 MY E608 VSTEBRB D4 NC E355 ALY							
C82 CSST E34C LGG E55D CLFHSI C84 LPD E34D LGGC E560 TBEGIN C85 LPDG E350 STY E561 TBEGIN CC6 BRCTH E351 MSY E601 VLEBRH CC8 ALSIHN E355 CLY E603 VLEBRG CCD CIH E356 OY E603 VLEBRG CCD CIH E356 OY E604 VLLEBRG CCD CIH E355 CLY E606 VLBREP CCD CIH E355 CLY E606 VLBREP CCD CIH E355 CY E606 VLBREP D0 TRTR E358 LY E607 VLER D1 MVC E35A AY E609 VSTEBRB D2 MVC E35A AY E609 VSTEBRB D5 CLC E35E ALY							
C84 LPD E34D LGSC E560 TBEGIN C85 LPDG E350 STY E561 TBEGINC C66 BRCTH E351 MSY E601 VLEBRH CC8 ALSIHN E353 MSC E603 VLEBRG CCD CIH E355 CLY E604 VLLEBRZ CCD CIH E356 OY E605 VLEBRF CCD CIH E356 OY E606 VULER CCD CIH E356 OY E606 VLBR D0 TRTR E358 LY E606 VLBR D1 MVN E359 CY E607 VLER D2 MVC E358A AY E607 VLER D3 MVZ E358 AY E608 VSTEBRB D4 NC E357 ALY E608 VSTEBRB D5 CLC E358 ALY <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>							
C85							
CC6 BRCTH E351 MSY E601 VLEBRH CC8 AlH E353 MSC E602 VLEBRG CCA ALSIHN E355 CLY E603 VLEBRG CCB ALSIHN E355 CLY E603 VLEBRG CCD CIH E356 OY E606 VLBRREP CCF CIH E356 OY E606 VLBRREP D0 TRTR E358 LY E607 VLER D1 MVC E35A AY E609 VSTEBRG D2 MVC E35A AY E609 VSTEBRG D3 MVZ E35B SY E609 VSTEBRG D3 MVZ E35E ALY E609 VSTEBRG D5 CLC E35F SLY E60F VSTER D6 OC E376 SLY E63F VPKZ D7 XC E370 STHY							
CCA AIH E353 MSC E602 VLEBRG CCB ALSIHN E354 NY E603 VLEBRF CCB ALSIHN E355 CLY E604 VLEBRF CCD CIH E356 OY E605 VLBREP D0 TRTR E358 LY E606 VLBR D1 MVN E359 CY E606 VLBR D2 MVC E35A AY E607 VLEBRG D3 MVZ E358 BY E607 VLEBR D3 MVZ E35A AY E607 VLEBRG D4 NC E35A AY E607 VLEBRG D5 CLC E35A AY E608 VSTEBRBH D6 CC E35F ALY E60B VSTEBRB D6 OC E35F SLY E63F VLRL D7 XC E373 ICY E635 <td></td> <td></td> <td></td> <td></td> <td>l_</td> <td></td> <td></td>					l_		
CCA ALSIHN E354 NY E603 VLEBRF CCB CIH E355 CLY E604 VLLEBRZ CCD CIH E356 OY E605 VLBRREP CCF CLIH E357 XY E607 VLER D1 MVN E358 LY E607 VLER D1 MVN E358 LY E609 VSTEBRH D2 MVC E35A AY E60B VSTEBRH D3 MVZ E35B MY E60B VSTEBRH D4 NC E35C MFY E60E E60B VSTEBRF D4 NC E35E ALY E60F VSTEBRF D5 CLC E35F SLY E60F VSTEBRF D6 OC E35F SLY E60F VSTER D7 XC E377 STHY E635 VLRL D8 MVCK E371							
CCB ALSIHN E355 CLY E606 VLEBRZ CCD CIH E356 OY E605 VLBRREP CCF CIH E357 XY E606 VLBREP D0 TRTR E358 LY E606 VLBR D1 MVN E358 LY E609 VSTEBRH D2 MVC E358 AY E600 VSTEBRH D3 MVZ E358 SY E608 VSTEBRH D4 NC E35C MFY E60B VSTEBRH D5 CLC E35E ALY E60F VSTER D6 OC E35F SLY E60F VSTER D6 OC E377 STHY E637 VLRL D9 MVCK E371 LAAY E637 VLRL D6 TR E375 LAEY E637 VLR D6 TRT E376 LB E649 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
CCD CIH E356 OY E605 VLBRREP CCF CLIH E357 XY E606 VLBR D0 TRTR E358 LY E607 VLER D1 MVN E359 CY E609 VSTEBRH D2 MVC E35A AY E60B VSTEBRG D3 MVZ E35B SY E60B VSTEBRG D4 NC E35C MFY E60B VSTEBRG D6 CLC E35E ALY E60B VSTEBRG D6 OC E35F SLY E60F VSTER D6 OC E35F SLY E63F VPKZ D7 XC E370 STHY E63F VLRL D8 MVCN E371 LAY E63F VLRL DA MVCP E372 STCY E63D VSTRL DB MVSC E373 ICY E63F			E354			E603	VLEBRF
CCF							
DO		CIH	E356			E605	VLBRREP
D1	CCF	CLIH	E357	XY		E606	VLBR
D2 MVC E35A AY E60A VSTEBRG D3 MVZ E35B AY E60B VSTEBRG E60B VSTEBRF E60E E60B VSTEBRF E60C VSTBR E60C VSTBR E60F VSTERR E63D VSTERR E63D VSTERR E63F VSTRLR E63D VSTRLR E63D VSTRLR E63D VSTRLR E63D VCVB E63D <td< td=""><td>D0</td><td>TRTR</td><td>E358</td><td>LY</td><td></td><td>E607</td><td>VLER</td></td<>	D0	TRTR	E358	LY		E607	VLER
D3 MVZ E35B SY E60B VSTEBRF D4 NC E35C MFY E60E VSTBR E60F VSTRL E63F VLRL E63F VLRL E63F VLRL E63F VLRL E63F VLRL E63F VSTRLR E63F <t< td=""><td>D1</td><td>MVN</td><td>E359</td><td>CY</td><td></td><td>E609</td><td>VSTEBRH</td></t<>	D1	MVN	E359	CY		E609	VSTEBRH
D4 NC E35C MFY E60E VSTBR D5 CLC E35E ALY E60F VSTER E63F VPKZ E63F STHY E63F VPKZ E635 VLRL VPKZ E635 VLRL VPKZ E635 VLRL VPKZ E635 VLRL UPKZ E63C VUPKZ E63C VUPKZ E63C VUPKZ E63D VSTRL UPKZ UPKZ E63D VSTRL E63C VUPKZ E63D VSTRL UPKZ E63D VSTRL E63C VUPKZ E63D VSTRL E63C VUPKZ E63D VSTRL E65D VCVB E65B VSTRL E65D VCVB E65B VSTRL E65B VSTR	D2	MVC	E35A	AY		E60A	VSTEBRG
D5 CLC E35E ALY ■ E60F VSTER CSTER D6 OC E35F SLY E634 VPKZ D7 XC E3370 STHY E634 VPKZ E634 VPKZ D634 VVRC D7 VLRLR D8 VMCS E371 LAY E635 VLRLR D8 VMCS E373 ICY E63D VSTRLR D8 VMPKZ D8 VSTRLR DD DC TR E375 LAEY E63D VSTRLR DD DT TRT E376 LB E649 VLIP DD TSTRLR DD DF E90MK E377 LGB E650 VCVBG E650 VCVDG E653D VSRP E6502 VCVBG E650 VCVDG	D3	MVZ	E35B	SY		E60B	VSTEBRF
D5 CLC E3SE ALY ■ E60F VSTER C835F SLY E634 VPKZ E634 VPKZ D7 XC E3570 STHY E634 VPKZ E635 VLRL E635 VLRLR D8 VMCS E371 LAY E635 VLRLR E635 VLRLR E637 VSTER E637 VSTER E637 VSTER E637 VLRLR E637 VLRLR E637 VSTRLR E637 VSTRLR E637 VSTRLR E637 VCVB E638 VCVB E658 VCVBG E659 VSRP E659 VSRP E659 VSRP E659 VSRP E659 VSRP E659 VSRP E659	D4	NC	E35C	MFY		E60E	VSTBR
D6 OC E35F SLY ■ E634 VPKZ D7 XC E370 STHY E635 VLRL D9 MVCK E371 LAY E637 VLRL DA MVCP E372 STCY E63C VUPKZ DB MVCS E373 ICY E63D VSTRL DC TR E375 LAEY E63F VSTRL DD TRT E376 LB E649 VLIP DE ED E377 LGB E650 VCVB DF EDMK E378 LHY E652 VCVBG E1 PKU E378 SHY E659 VSRP E302 LTG E37B SHY E658 VCVDG E303 LRAG E37B SHY E658 VVSOD E304 LG E380 NG E66F VTP E304 LG E381 OG E67F	D5	CLC		ALY			
D7 XC E370 STHY E635 V.RL D9 MVCK E371 LAY E637 V.RLR DA MVCP E372 STCY E63C V.PKZ DB MVCS E373 ICY E63D VSTRL DC TR E375 LAEY E63F VSTRLR DD TRT E376 LB E649 V.IP DE ED E377 LGB E650 VCVB DF EDMK E378 LHY E652 VCVBG E1 PKU E379 CHY E658 VCVD E2 UNPKU E37A AHY E658 VCVD E302 LTG E37B SHY E658 VCVDG E303 LRAG E37C MHY E658 VCVDG E304 LG E380 NG E65F VTP E304 LG E380 NG E65F					•		
D9 MVCK E371 LAY E637 VLRLR DA MVCP E372 STCY E63C VUPKZ DB MVCS E373 ICY E63C VUPKZ DC TR E375 LAEY E63D VSTRLR DD TRT E376 LB E649 VLIP DE ED E377 LGB E650 VCVB DF EDMK E378 LHY E652 VCVBG E1 PKU E379 CHY E658 VCVD E2 UNPKU E37A AHY E659 VSRP E302 LTG E37B SHY E65A VCVDG E303 LRAG E37C MHY E65B VPSOP E304 LG E380 NG E65F VTP E306 CVBY E381 OG E671 VAP E306 CVBY E381 OG E671 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
DA MVCP E372 STCY E63C VUPKZ DB MVCS E373 ICY E63D VSTRL DC TR E375 LAEY E63F VSTRLR DD TRT E376 LB E649 VLIP DE ED E377 LGB E650 VCVB DF EDMK E378 LHY E652 VCVBG E1 PKU E379 CHY E658 VCVD E2 UNPKU E37A AHY E658 VCVDG E302 LTG E37B SHY E65A VCVDG E303 LRAG E37B SHY E65A VCVDG E303 LRAG E37B SHY E65B VSSP E304 LG E380 NG E66F VTP E306 CVBY E381 OG E671 VAP E309 SG E382 XG E673 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
DB MVCS E373 ICY E63D VSTRL DC TR E375 LAEY E63F VSTRLR DD TRT E376 LB E649 VIIP DE ED E377 LGB E650 VCVB DF EDMK E378 LHY E652 VCVBG E1 PKU E379 CHY E658 VCVD E2 UNPKU E37A AHY E658 VCVDG E302 LTG E37B SHY E658 VCVDG E303 LRAG E37C MHY E658 VCVDG E304 LG E380 NG E65F VTP E304 LG E380 NG E65F VTP E304 LG E381 OG E67F VTP E306 CVBY E381 OG E67T VAP E308 AG E382 XG E673							
DC TR E375 LAEY E63F VSTRLR DD TRT E376 LB E649 VLIP DE ED E377 LGB E650 VCVB DF EDMK E378 LHY E652 VCVBG E1 PKU E379 CHY E658 VCVD E2 UMPKU E37A AHY E659 VSRP E302 LTG E37B SHY E65A VCVDG E303 LRAG E37C MHY E65B VPSOP E304 LG E380 NG E65F VTP E306 CVBY E381 OG E671 VAP E306 CVBY E381 OG E671 VAP E306 CVBY E381 MG E66F VTP E308 AG E382 XG E677 VCP E30A ALG E384 MG E678							
DD							
DE ED E377 LGB E650 VCVB DF EDMK E378 LHY E652 VCVBG E1 PKU E379 CHY E658 VCVD E2 UNPKU E37A AHY E659 VSRP E302 LTG E37B SHY E65B VCVDG E303 LRAG E37C MHY E65B VPSOP E304 LG E380 NG E65F VTP E306 CVBY E381 OG E671 VAP E308 AG E382 XG E673 VSP E309 SG E383 MSGC E671 VAP E309 SG E384 MG E678 VMP E300 ALG E386 LGAT E679 VMSP E300 DSG E386 MLG E67A VDP E300 DSG E387 DLG E67B							
DF EDMK E378 LHY E652 VCVBG E1 PKU E379 CHY E658 VCVD E2 UNPKU E37A AHY E659 VSRP E302 LTG E37B SHY E65A VCVDG E303 LRAG E37C MHY E65B VPSOP E304 LG E380 NG E65F VTP E306 CVBY E381 OG E671 VAP E308 AG E382 XG E673 VSP E309 SG E383 MSGC E677 VCP E30A ALG E384 MG E678 VMP E30B SLG E385 LGAT E679 VMSP E30D DSG E386 MLG E67A VDP E30D CVBG E388 ALCG E67B VRP E30F LRVG E389 SLBG E700 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
E1 PKU E379 CHY E658 VCVD E2 UNPKU E37A AHY E659 VSRP E302 LTG E37B SHY E65A VCVDG E303 LRAG E37C MHY E65B VPSOP E304 LG E380 NG E65F VTP E306 CVBY E381 NG E671 VAP E308 AG E382 XG E673 VSP E309 SG E383 MSGC E677 VCP E30A ALG E384 MG E678 VMP E30B SLG E385 LGAT E679 VMSP E30C MSG E386 MLG E67A VDP E30C MSG E386 MLG E67B VRP E30C MSG E388 ALCG E67E VSDP E30F LRVG E389 SLBG E700 <							
E2 UNPKU E37A AHY E659 VSRP E302 LTG E37B SHY E65A VCVDG E303 LRAG E37C MHY E65B VPSOP E304 LG E380 NG E65F VTP E306 CVBY E381 OG E671 VAP E308 AG E382 XG E673 VSP E309 SG E383 MSGC E677 VCP E308 ALG E384 MG E678 VMP E30B SLG E385 LGAT E679 VMSP E30C MSG E386 MLG E67A VDP E30E CVBG E386 MLG E67B VRP E30E CVBG E388 ALGG E67E VSDP E312 LT E38E STPQ E701 VLEB E314 LGF E399 LLGG E702							
E302 LTG E37B SHY E65A VCVDG E303 LRAG E37C MHY E65B VPSOP E304 LG E380 NG E65F VTP E306 CVBY E381 OG E671 VAP E308 AG E382 XG E673 VSP E309 SG E383 MSGC E677 VCP E30A ALG E384 MG E678 VMP E30B SLG E385 LGAT E679 VMSP E30D DSG E386 MLG E67A VDP E30D DSG E387 DLG E67B VRP E30F LVBG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E314 LGF E390 LLGC E703 VLEG E314 LGF E390 LLGC E704							
E303 LRAG E37C MHY E65B VPSOP E304 LG E380 NG E65F VTP E306 CVBY E381 OG E671 VAP E308 AG E382 XG E673 VSP E309 SG E383 MSGC E677 VCP E30A ALG E384 MG E678 VMP E30B SLG E385 LGAT E679 VMSP E30C MSG E386 MLG E67B VPP E30D DSG E387 DLG E67B VRP E30E CVBG E388 ALCG E67E VSDP E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E70							
E304 LG E380 NG E65F VTP E306 CVBY E381 OG E671 VAP E308 AG E382 XG E673 VSP E309 SG E383 MSGC E677 VCP E300 ALG E384 MG E678 VMP E300 MSG E385 LGAT E679 VMSP E300 DSG E386 MLG E67A VDP E30E CVBG E388 ALCG E67E VSDP E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E314 LGF E390 LLGG E702 VLEG E314 LGF E390 LLGG E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E317 LLGF E394 LLC E							
E306 CVBY E381 OG E671 VAP E308 AG E382 XG E673 VSP E309 SG E383 MSGC E677 VCP E30A ALG E384 MG E678 VMP E30B SLG E385 LGAT E679 VMSP E30C MSG E386 MLG E67A VDP E30D DSG E387 DLG E67B VRP E30C CVBG E388 ALCG E67E VSDP E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E315 LGF E394 LLC							
E308 AG E382 XG E673 VSP E309 SG E383 MSGC E677 VCP E30A ALG E384 MG E678 VMP E30B SLG E385 LGAT E679 VMSP E30C MSG E386 MLG E67A VDP E30D DSG E387 DLG E67B VRP E30E CVBG E388 ALCG E67E VSDP E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E317 LLGF E398 LLH E705 VLREP E317 LLGT E396 ML <							
E309 SG E383 MSGC E677 VCP E30A ALG E384 MG E678 VMP E30B SLG E385 LGAT E679 VMSP E30C MSG E386 MLG E67A VDP E30D DSG E387 DLG E67B VRP E30E CVBG E388 ALCG E67E VSDP E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LH E706 VL E318 AGF E396 ML <							
E30A ALG E384 MG E678 VMP E30B SLG E385 LLG E679 VMSP E30C MSG E386 MLG E678 VDP E30D DSG E387 DLG E67B VRP E30E CVBG E388 ALCG E67E VSDP E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LLH E706 VL E318 AGF E396 ML E707 VLBB							
E30B SLG E385 LGAT E679 VMSP E30C MSG E386 MLG E67A VDP E30D DSG E387 DLG E67B VRP E30E CVBG E388 ALCG E67E VSDP E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LH E706 VL E318 AGF E396 ML E707 VLBB	E004	41.0	E004			E030	1445
E30C MSG E386 MLG E67A VDP E30D DSG E387 DLG E67B VRP E30E CVBG E388 ALCG E67E VSDP E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LLH E706 VL E318 AGF E396 ML E707 VLBB							
E30D DSG E387 DLG E67B VRP E30E CVBG E388 ALGG E67E VSDP E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LLH E706 VL E318 AGF E396 ML E707 VLBB							
E30E CVBG E388 ALCG E67E VSDP E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LLH E706 VL E318 AGF E396 ML E707 VLBB							
E30F LRVG E389 SLBG E700 VLEB E312 LT E38E STPQ E701 VLEH E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LLH E706 VL E318 AGF E396 ML E707 VLBB							
E312							
E313 LRAY E38F LPQ E702 VLEG E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LLH E706 VL E318 AGF E396 ML E707 VLBB							
E314 LGF E390 LLGC E703 VLEF E315 LGH E391 LLGH E704 VLLEZ E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LLH E706 VL E318 AGF E396 ML E707 VLBB							
E315 LGH E391 LLGH E704 VLLEZ E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LLH E706 VL E318 AGF E396 ML E707 VLBB							
E316 LLGF E394 LLC E705 VLREP E317 LLGT E395 LLH E706 VL E318 AGF E396 ML E707 VLBB							
E317 LLGT							
E318 AGF E396 ML E707 VLBB							
E319 SGF E397 DL E708 VSTEB							
	E319	SGF	E397	DL		E708	VSTEB

OpCode	Mnemonic
E709	VSTEH
E70A	VSTEG
E70B	VSTEF
E70E	VST
E712	VGEG
E713	VGEF
E71A	VSCEG
E71B	VSCEF
	VLGV
E721	VLGV VLVG
E722	
E727	LCBB
E730	VESL
E733	VERLL
E736	VLM
E737	VLL
E738	VESRL
E73A	VESRA
E73E	VSTM
E73F	VSTL
E740	VLEIB
E741	VLEIH
E742	VLEIG
E743	VLEIF
E744	VGBM
E745	VREPI
E746	VGM
E74A	VFTCI
E74D	VREP
E750	VPOPCT
E752	VCTZ
E753	VCLZ
E756	VLR
E75C	VISTR
	VSEG
E75F E760	VMRL
	VMRH
E761	
E762	VLVGP VSUM
E764	VSUMG
E765	
E766	VCKSM
E767	VSUMQ
E768	VN
E769	VNC
E76A	VO
E76B	VNO
E76C	VNX
E76D	VX
E76E	VNN
E76F	VOC
E770	VESLV
E772	VERIM
E773	VERLLV
E774	VSL
E775	VSLB
E777	VSLDB
E778	VESRLV
E77A	VESRAV
E77C	VSRL
E77D	VSRLB
	VSRA
E77E	VSRAB
E77F	VSRAB
E780	
E781	VFENE
E782	VFAE
E784	VPDI
E786	VSLD
E787	VSRD
E785	VBPERM
E78A	VSTRC
E78B	VSTRS
E78C	VPERM
E78D	VSEL
E78E	VFMS
E78F	VFMA
E794	VPK
E795	VPKLS

ı

OpCode	Mnemonic
E797	VPKS
E79E	VFNMS
E79F	VFNMA
E7A1	VMLH
E7A2	VML
E7A3	VMH
E7A4 E7A5	VMLE VMLO
E7A5 E7A6	VME
E7A7	VMO
E7A9	VMALH
E7AA	VMAL
E7AB	VMAH
E7AC	VMALE
E7AD	VMALO
E7AE	VMAE
E7AF E7B4	VMAO VGFM
E7B8	VMSL
E7B9	VACCC
E7BB	VAC
E7BC	VGFMA
E7BD	VSBCBI
E7BF	VSBI
E7C0	VCLGD VCLFP
E7C0	
E7C1	VCDLG VCFPL
E7C1 E7C2	VCFPL
E7C2	VCSFP
	VCDG
E7C3 E7C3	VCFPS
E7C4	VFLL
E7C5	VFLR
E7C7	VFI
E7CA	WFK
E7CB E7CC	WFC VFPSO
E7CE	VFSQ
E7D4	VUPLL
E7D5	VUPLH
E7D6	VUPL
E7D7	VUPH
E7D8	VTM
E7D9	VECL
E7DB	VEC
E7DE E7DF	VLC VLP
E7E2	VES
E7E3	VFA
E7E5	VFD
E7E7	VFM
E7E8	VFCE
E7EA	VFCHE
E7EB	VFCH
E7EE E7EF	VFMIN VFMAX
E7F0	VAVGL
E7F1	VACC
E7F2	VAVG
E7F3	VA
E7F5	VSCBI
E7F7	VS
E7F8	VCEQ
E7F9	VCHL VCH
E7FB E7FC	VMNL
E7FD	VMXL
E7FE	VMN
E7FF	VMX
E8	MVCIN
E9	PKA
EA	UNPKA
EB04	LMG
EB0A EB0B	SRAG SLAG
LDVD	JLAU

OnCodo	Maamania
OpCode EB0C	Mnemonic SRLG
EB0D	SLLG
EB0F	TRACG
EB14	CSY
EB1C	RLLG
EB1D EB20	RLL CLMH
EB21	CLMY
EB23	CLT
EB24	STMG
EB25	STCTG
EB26 EB2B	STMH CLGT
EB2C	STCMH
EB2D	STCMY
EB2F	LCTLG
EB30	CSG CDSY
EB31 EB3E	CDST
EB44	BXHG
EB45	BXLEG
EB4C	ECAG
EB51 EB52	TMY MVIY
EB54	NIY
EB55	CLIY
EB56	OIY
EB57	XIY
EB6A EB6E	ASI ALSI
EB7A	AGSI
EB7E	ALGSI
EB80	ICMH
EB81 EB8E	ICMY MVCLU
EB8F	CLCLU
EB90	STMY
EB96	LMH
EB98	LMY
EB9A EB9B	LAMY STAMY
EBC0	TP
EBDC	SRAK
EBDD	SLAK
EBDE	SRLK
EBDF EBE0	SLLK LOCFH
EBE1	STOCFH
EBE2	LOCG
EBE3	STOCG
EBE4 EBE6	LANG LAOG
EBE7	LAXG
EBE8	LAAG
EBEA	LAALG
EBF2 EBF3	LOC STOC
EBF4	LAN
EBF6	LAO
EBF7	LAX
EBF8	LAA LAAL
EBFA EC42	LOCHI
	BRXHG
EC44 EC45	BRXLG
EC46	LOCGHI
EC4E EC51	LOCHHI RISBLG
EC54	RNSBG
EC55	RISBG
EC56	ROSBG
EC57 EC59	RXSBG RISBGN
EC59 EC5D	RISBHG
EC64	CGRJ
EC65	CLGRJ

OpCode	Mnemonic
EC70 EC71 EC72 EC73 EC76 EC77 EC77 EC77 EC77 EC77 EC77 EC77	CGIT CLGIT CLGIT CLFIT CRJ CLRJ CLGIJ CLGIJ CLGIJ CLIJ CLIJ CLIJ CLIJ CLIJ CLIJ CLIJ CL
ED18	KDB

CDB

ADB

SDB

MDB DDB

MADB

MSDB

LDE

LXD

LXE

MAE

MSE

SQE

SQD

MEE

MAYL

MYL

MAY

MY

MAYH

MYH MAD

MSD

SLDT

SRDT

SLXT

SRXT

TDCET TDGET

TDCDT

TDGDT TDCXT TDGXT

LEY

LDY

ED19 ED1A

ED1B

ED1C

ED1D

ED1E ED1F

ED24

ED25

ED26

ED2E

ED2F

ED34

ED35

ED37

ED38

ED39

ED3A

ED3B

ED3C

ED3D

ED3E ED3F

ED40

ED41

ED48

ED49

ED50

ED51 ED54

ED55

ED58 ED59 ED64

ED65

OpCode	Mnemonic
ED66	STEY
ED67	STDY
EDA8	CZDT
EDA9	CZXT
EDAA	CDZT
EDAB	CXZT
EDAC	CPDT
EDAD	CPXT
EDAE	CDPT
EDAF	CXPT
EE	PLO
EF	LMD
F0	SRP
F1	MVO
F2	PACK
F3	UNPK
F8	ZAP
F9	CP
FA	AP
FB	SP
FC	MP
FD	DP

Condition Codes

add Halfword Immediate ddd Halfword Immediate ddd High ddd Immediate ddd Immediate High ddd Logical High Add Logical High Add Logical Immediate ddd Logical Immediate ddd Logical with Carry Add Logical with Signed Immediate	Zero Zero Zero Zero Zero Zero Zero Zero	4 < Zero Not zero, no carry Not zero, no carry	2 > Zero Zero > Zero Zero, carry	Overflow Overflow Overflow Overflow Overflow Overflow Not zero, ca
Add Halfword Mdd Halfword Mdd Halfword Mdd Halfword Mdd Halfword Immediate Mdd High Mdd Immediate High Mdd Logical High Mdd Logical Immediate Mdd Logical Immediate Mdd Logical Immediate Mdd Logical Immediate Mdd Logical With Carry Mdd Logical With Signed Immediate	Zero Zero Zero Zero Zero Zero Zero Zero	< Zero < Zero < Zero < Zero < Zero < Zero Not zero, no carry Not zero, no	> Zero > Zero > Zero > Zero > Zero > Zero > Zero, carry	Overflow Overflow Overflow Overflow Overflow Overflow
add ddd Halfword ddd Halfword Immediate ddd High ddd Immediate ddd Immediate ddd Immediate ddd Logical dd Logical High ddd Logical High ddd Logical With Carry ddd Logical with Carry	Zero Zero Zero Zero Zero Zero Zero, no carry Zero, no carry	< Zero < Zero < Zero < Zero < Zero < Zero Not zero, no carry Not zero, no	> Zero > Zero > Zero > Zero > Zero Zero, carry	Overflow Overflow Overflow Overflow
add Halfword Immediate ddd Halfword Immediate ddd High ddd Immediate ddd Immediate High ddd Logical High add Logical High add Logical Immediate ddd Logical With Carry add Logical with Carry	Zero Zero Zero Zero Zero Zero Zero, no carry Zero, no carry	< Zero < Zero < Zero < Zero < Zero < Zero Not zero, no carry Not zero, no	> Zero > Zero > Zero > Zero > Zero Zero, carry	Overflow Overflow Overflow Overflow
add Halfword Immediate ddd High ddd Immediate ddd Immediate dd Immediate High dd Logical High dd Logical High dd Logical Immediate dd Logical Immediate dd Logical with Carry dd Logical with Signed Imme-	Zero Zero Zero Zero Zero, no carry Zero, no carry	< Zero < Zero < Zero < Zero Not zero, no carry Not zero, no	> Zero > Zero > Zero > Zero > Zero Zero, carry	Overflow Overflow Overflow Overflow
add High Add Immediate Add Immediate High Add Logical Add Logical High Add Logical High Add Logical Immediate Add Logical with Carry Add Logical with Signed Imme-	Zero Zero Zero, no carry Zero, no carry	< Zero < Zero < Zero Not zero, no carry Not zero, no	> Zero > Zero > Zero > Zero, carry	Overflow Overflow Overflow
add Immediate ddd Immediate High ddd Logical Add Logical High Add Logical Immediate Add Logical with Carry Add Logical with Signed Imme-	Zero Zero Zero, no carry Zero, no carry	< Zero < Zero Not zero, no carry Not zero, no	> Zero > Zero Zero, carry	Overflow Overflow
add Immediate ddd Immediate High ddd Logical Add Logical High Add Logical Immediate Add Logical with Carry Add Logical with Signed Imme-	Zero Zero Zero, no carry Zero, no carry	< Zero < Zero Not zero, no carry Not zero, no	> Zero > Zero Zero, carry	Overflow Overflow
add Immediate High add Logical High add Logical High add Logical Immediate add Logical with Carry add Logical with Signed Imme-	Zero, no carry Zero, no carry	< Zero Not zero, no carry Not zero, no	> Zero Zero, carry	Overflow
udd Logical udd Logical High udd Logical Immediate udd Logical with Carry udd Logical with Signed Imme-	Zero, no carry Zero, no carry	Not zero, no carry Not zero, no	Zero, carry	
add Logical High add Logical Immediate add Logical with Carry add Logical with Signed Imme-	Zero, no carry	carry Not zero, no		Not zero, ca
add Logical Immediate add Logical with Carry add Logical with Signed Imme-	-	Not zero, no	Zero, carry	
add Logical Immediate add Logical with Carry add Logical with Signed Imme-	-		Zero, carry	
add Logical Immediate add Logical with Carry add Logical with Signed Imme-	-			Not zero, ca
add Logical with Carry	Zero, no carry	ou.ry		
add Logical with Carry	Zeio, no carry	Not zero, no	Zero, carry	Not zero, ca
add Logical with Signed Imme-			Zeio, carry	1101 2010, 02
add Logical with Signed Imme-		carry	_	l
	Zero, no carry	Not zero, no	Zero, carry	Not zero, ca
		carry		
	Zero, no carry	Not zero, no	Zero, carry	Not zero, ca
diate	,	carry		
	70r0 no 00rn/		Zoro corni	Not zoro or
	Zero, no carry	Not zero, no	Zero, carry	Not zero, ca
diate High		carry		
AND .	Zero	Not zero	_	l—
ND Immediate	ANDed bits	ANDed bits	_	l_
	zero	not zero		
	Zero			
		Not zero	_	
	Checksum	_	_	CPU-deter-
1	complete			mined com-
				pletion
Cipher Message	Normal com-	Verification	_	Partial com
	pletion	mismatch		pletion
	Normal com-		Destint	
		Verification	Partial com-	Partial com
cation	pletion	mismatch	pletion (LAAD	pletion (time
			or LPC zero)	out)
Cipher Message with Chaining	Normal com-	Verification	_ '	Partial com
	pletion	mismatch		pletion
	Normal com-	Verification		Partial com
			_	
	pletion	mismatch		pletion
Cipher Message with Counter	Normal com-	Verification	_	Partial com
	pletion	mismatch		pletion
Cipher Message with Output	Normal com-	Verification	_	Partial com
1	pletion	mismatch		pletion
			First on binb	piction
	Equal	First op low	First op high	I —
Compare and Form Codeword	Equal	First op low	First op high	I <i>-</i> -
		and $ctl = 0$, or	and $ctl = 0$, or	
		first op high	first op low	
		and ctl = 1	and ctl = 1	
Compare and Swap	Equal	Not equal	and ou - 1	
			_	I —
	Equal	Not equal	_	I —
	Equal	Not equal	_	-
Compare Halfword	Equal	First op low	First op high	I <i>—</i>
	Equal	First op low	First op high	_ _ _ _ _
	Equal	First op low	First op high	l_
	-4001	or op 1044	or op mgn	l
Long	E	First on 1	First on CC 1	1
	Equal	First op low	First op high	I —
Compare Immediate	Equal	First op low	First op high	-
Compare Immediate High	Equal	First op low	First op high	l—
	Equal	First op low	First op high	_ _ _ _ _
	Equal, or	First op low		l
		i ii ar oh iow	First op high	I —
	Mask is zero			1
Compare Logical High	Equal	First op low	First op high	1—
	Equal	First op low	First op high	l—
	Equal	First op low	First op high	l_
Compare Logical Immediate		. 401 OP 10W	. not op mgn	1
Compare Logical Immediate	_quu		l	l
Compare Logical Immediate Compare Logical Immediate High	•	Final or I	Cinck on black	ı—
Compare Logical Immediate Compare Logical Immediate High Compare Logical Long	Equal	First op low	First op high	
Compare Logical Immediate Compare Logical Immediate High Compare Logical Long Compare Logical Long	•	First op low First op low	First op high First op high	
Compare Logical Immediate Compare Logical Immediate High Compare Logical Long	Equal			
Compare Logical Immediate Compare Logical Immediate High Compare Logical Long Compare Logical Long	Equal			mined com
Compare Logical Immediate Compare Logical Immediate High Compare Logical Long Compare Logical Long Extended	Equal Equal	First op low	First op high	mined com- pletion
compare Logical Immediate Compare Logical Immediate High Compare Logical Long Compare Logical Long Extended Compare Logical Long Extended Compare Logical Long Uni-	Equal			mined com- pletion CPU-deter-
Compare Logical Immediate Compare Logical Immediate High Compare Logical Long Compare Logical Long Extended	Equal Equal	First op low	First op high	mined com- pletion CPU-deter- mined com-
compare Logical Immediate Compare Logical Immediate High Compare Logical Long Compare Logical Long Extended Compare Logical Long Extended Compare Logical Long Uni-	Equal Equal	First op low	First op high	mined com- pletion CPU-deter-
compare Logical Immediate Compare Logical Immediate High Compare Logical Long Compare Logical Long Extended Compare Logical Long Uni- code	Equal Equal Equal	First op low	First op high First op high	mined com- pletion CPU-deter- mined com-
compare Logical Immediate Compare Logical Immediate High Compare Logical Long Compare Logical Long Extended Compare Logical Long Uni- code Compare Logical Relative	Equal Equal	First op low	First op high	CPU-deter- mined com-
compare Logical Immediate Compare Logical Immediate High Compare Logical Long Compare Logical Long Extended Compare Logical Long Unicode Compare Logical Relative Long	Equal Equal Equal	First op low First op low First op low	First op high First op high First op high	mined com- pletion CPU-deter- mined com- pletion
compare Logical Immediate Compare Logical Immediate High Compare Logical Long Compare Logical Long Extended Compare Logical Long Unicode Compare Logical Relative Long	Equal Equal Equal	First op low	First op high First op high	mined com- pletion CPU-deter- mined com-

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Compare Relative Long	Equal	First op low	First op high	
Compare until Substring Equal	Equal sub-	Last bytes	Last bytes	CPU-deter-
3 4	string	equal	unequal	mined com-
	_		·	pletion
Compression Call	Second op	First op end,	_	CPU-deter-
	end	not second op		mined com-
		end		pletion
Compute Intermediate Mes-	Normal com-	_	_	Partial com-
sage Digest	pletion			pletion
Compute Last Message Digest	Normal com- pletion	_	_	Partial com-
Compute Message Authentica-	Normal com-	Verification		pletion Partial com-
tion Code	pletion	mismatch		pletion
Convert UTF-16 to UTF-32	Data pro-	First op full	Invalid low	CPU-deter-
	cessed		surrogate	mined com-
				pletion
Convert UTF-16 to UTF-8	Data pro-	First op full	Invalid low	CPU-deter-
	cessed		surrogate	mined com-
				pletion
Convert UTF-32 to UTF-16	Data pro-	First op full	Invalid UTF-32	CPU-deter-
	cessed		character	mined com-
Convert LITE 20 to LITE 0	Data ava	Firet on full	Invalid ITE 00	pletion CPU-deter-
Convert UTF-32 to UTF-8	Data pro- cessed	First op full	Invalid UTF-32 character	mined com-
	cesseu		Citatactei	pletion
Convert UTF-8 to UTF-16	Data pro-	First op full	Invalid UTF-8	CPU-deter-
0011011 010 011 10	cessed	i not op ian	character	mined com-
				pletion
Convert UTF-8 to UTF-32	Data pro-	First op full	Invalid UTF-8	CPU-deter-
	cessed		character	mined com-
				pletion
Exclusive OR	Zero	Not zero	_	_
Exclusive OR Immediate	XORed bits	XORed bits	_	_
Final Latter and One	zero	not zero	0	
Find Leftmost One	No one bit found		One bit found	_
Insert Characters under Mask	All zero, or	Leftmost bit =	Not zero, but	_
moort orialactors ander wack	mask is zero	1	with leftmost	
			bit = 0	
Load and Test	Zero	< Zero	> Zero	_
Load Complement	Zero	< Zero	> Zero	Overflow
Load Negative	Zero	< Zero		
Load Positive	Zero		> Zero	Overflow
Move Long	Operand	First op shorter	First op longer	Overlap
Move Long Extended	lengths equal Operand	First op	First op longer	CPU-deter-
Wove Long Extended	lengths equal	shorter	i iist op ionger	mined com-
	iorigirio oquai	SHORE		pletion
Move Long Unicode	Operand	First op	First op longer	CPU-deter-
•	lengths equal	shorter	. •	mined com-
				pletion
Move String	-	Second op	_	CPU-deter-
		moved		mined com-
Multiply Cingle (MCC MCCC	Zoro no over	. Zoro no	> Zero. no	pletion Overflow
Multiply Single (MSC, MSGC, MSGRKC, MRRKC)	Zero, no over- flow	< Zero, no overflow	> zero, no overflow	Overnow
NAND	Zero	Not zero		_
NOR	Zero	Not zero	_	_
NOT Exclusive OR	Zero	Not zero	_	_
OR	Zero	Not zero	_	_
OR Immediate	ORed bits	ORed bits not	_	_
	zero	zero		
OR with Complement	Zero	Not zero	_	
Perform Cryptographic Compu-		Verification	_	Partial com-
tation Perform Locked Operation (test	pletion	mismatch First op not	Eiret on caus!	pletion
Perform Locked Operation (test bit zero)	Equal		First op equal, third op not	_
טוו צפוטן		equal	equal	
Perform Locked Operation (test	Code valid	_	— cquai	Code invalid
bit one)	2000 . and			
Perform Random Number	Normal com-	 _	_	Partial com-
Operation	pletion			pletion
Population Count	Zero	Not zero		

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Rotate Then AND Selected	_		- 2	
Bits	Selected bits zero	Selected bits not zero	_	_
Rotate Then Exclusive OR	Selected bits	Selected bits	l_	_
Selected Bits	zero	not zero		
Rotate Then Insert Selected	Zero	< zero	> zero	_
Bits		1		
Rotate Then OR Selected Bits	Selected bits	Selected bits	_	_
	zero	not zero		
Search String, Search String	_	Character	Character not	CPU-deter-
Unicode		found	found	mined com-
				pletion
Set Program Mask ⁴	See Note	See Note	See Note	See Note
Shift Left (Double / Single)	Zero	< Zero	> Zero	Overflow
Shift Right (Double / Single)	Zero	< Zero	> Zero	
Store Clock (STCK, STCKE or	Set state	Not-set state	Error state	Stopped state
STCKF)				or not opera-
Ctore Facility Liet Fytanded	Commisso lies			tional
Store Facility List Extended	Complete list stored	_	_	Incomplete list stored
Subtract	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	> Zero	Overflow
Subtract High	Zero	< Zero	> Zero	Overflow
Subtract Logical		Not zero, bor-	Zero, no bor-	Not zero, no
		row	row	borrow
Subtract Logical High	_	Not zero, bor-	Zero, no bor-	Not zero, no
		row	row	borrow
Subtract Logical Immediate	_	Not zero, bor-	Zero, no bor-	Not zero, no
		row	row	borrow
Subtract Logical with Borrow	Zero, borrow	Not zero, bor-	Zero, no bor-	Not zero, no
		row	row	borrow
Test Addressing Mode	24-bit mode	31-bit mode	_	64-bit mode
Test and Set	Leftmost bit zero	Leftmost bit	_	_
Test under Mask (TM)	All zeros, or	one Mixed 0's and		All ones
rest under wask (TW)	mask is zero	1's		All Olies
Test under Mask (TMH, TMHH,	All zeros or	Mixed 0's and	Mixed 0's and	All ones
TMHL, TML, TMLH, TMLL)	mask is zero	1's and left-	1's and left-	7 111 01100
		most bit zero	most bit one	
Test under Mask High, Low	All zeros or	Mixed 0's and	Mixed 0's and	All ones
•	mask is zero	1's and left-	1's and left-	
		most bit zero	most bit one	
Transaction Begin	Successful	_		_
Transaction End	In TX mode	_	Not in TX	_
Townslate and Took Townslate	AU	N-4	mode	
Translate and Test, Translate and Test Reverse	All zeros	Not zero, scan	Not zero, scan	_
Translate and Test Extended,	All selected	incomplete Nonzero func-	complete	CPU-deter-
Translate and Test Reverse	function codes	tion code		mined com-
Extended	zero	selected		pletion
Translate Extended	Data pro-	First op byte	l_	CPU-deter-
	cessed	equal test byte		mined com-
				pletion
Translate One to One, One to	Character not	Character	-	CPU deter-
Two, Two to One, Two to	found	found		mined com-
Two	0:	0::		pletion
Unpack ASCII	Sign plus	Sign minus	<u> </u>	Sign invalid
Unpack Unicode Update Tree	Sign plus	Sign minus Path com-	_	Sign invalid Path not com-
Opdate Tree	Compare equal at cur-	plete, no	_	plete and
	rent node on	nodes com-		compared reg-
	path	pared equal		ister negative
		, 3400.		
Decimal Instructions				
Add Decimal	Zero	< Zero	> Zero	Overflow
Compare Decimal	Equal	First op low	First op high	_
Edit	Zero	< Zero	> Zero	_
Edit and Mark	Zero	< Zero	> Zero	
Shift and Round Decimal	Zero	< Zero	> Zero	Overflow
Subtract Decimal	Zero Digita and sign	< Zero	> Zero	Overflow
Test Decimal	Digits and sign valid	Sign invalid	Digit invalid	Sign and digit invalid
Zero and Add	Zero	< Zero	> Zero	Overflow
Loro and Add	2010	~ _ 610	× 2010	Overnow

Condition Code →	0	1 1	2	3
Mask Bit Value →	8	4	2	1
mach Dit Value				
Floating-Point				
Instructions				
Add	Zero	< Zero	> Zero	NaN
Add Normalized	Zero	< Zero	> Zero	_
Add Unnormalized	Zero	< Zero	> Zero	_
Compare (BFP)	Equal	First op low	First op high	Unordered
Compare (HFP)	Equal	First op low	First op high	_
Compare and Signal	Equal	First op low	First op high	Unordered
Compare Biased Exponent	Equal	First op low	First op high	Unordered
Convert BFP to HFP	Zero	< Zero	> Zero	Special case
Convert HFP to BFP	Zero	< Zero	> Zero	Special case
Convert to Fixed	Zero	< Zero	> Zero	Special case
Convert to Logical	Zero	< Zero	> Zero	Special case
Convert to Packed	Zero	< Zero	> Zero	Special case
Convert to Zoned	Zero	< Zero	> Zero	Special case
Divide to Integer	Remainder	Remainder	Remainder	Remainder
	complete,	complete,	incomplete,	incomplete,
	quotient nor-	quotient over-	quotient nor-	quotient over-
Load and Tost (PED)	mal Zero	flow or NaN < Zero	mal > Zero	flow or NaN NaN
Load and Test (BFP)	Zero	< Zero	> Zero > Zero	INCIN
Load and Test (HFP) Load Complement (BFP)	Zero	< Zero	> Zero > Zero	— NaN
Load Complement (HFP)	Zero	< Zero	> Zero > Zero	INGIN
Load Negative (BFP)	Zero	< Zero		— NaN
Load Negative (BFP)	Zero	< Zero		I VCI V
Load Positive (BFP)	Zero		> Zero	 NaN
Load Positive (HFP)	Zero		> Zero	
Perform Floating-Point Opera-	Normal result	Nontrap	Trap exception	
tion (T=0)	I VOITII ai Te Suit	exception	παρ εκτεριίσπ	
Perform Floating-Point Opera-	Function valid	_	_	Function
tion (T=1)	r arronorr vana			invalid
Subtract	Zero	< Zero	> Zero	NaN
Subtract Normalized	Zero	< Zero	> Zero	_
Subtract Unnormalized	Zero	< Zero	> Zero	_
Test Data Class	Zero (no	One (match)	_ ` `	_
	match)	, ,		
Test Data Group	Zero (no	One (match)	_	_
·	match)	, ,		
Vector-Facility Instructions				
Load Count to Block Boundary	= 16	_	_	< 16
Vector Add Decimal ⁵	No overflow	_	_	Overflow
Vector Compare Decimal	Equal	First op low	First op high	_
Vector Compare Equal ⁵	All elements	Some ele-		No element
rootor compare Equal	equal	ments equal		equal
Vector Compare High Logical ⁵	All elements	Some ele-	_	No element
	high	ments high		high
Vector Compare High ⁵	All elements	Some ele-	_	No element
,	high	ments high		high
Vector Convert to Binary ⁵	No overflow	[-	_	Overflow
Vector Convert to Decimal ⁵	No overflow	-	_	Overflow
Vector Divide Decimal ⁵	No overflow	l_	_	Overflow
Vector Element Compare	Equal	Low	High	
Vector Element Compare Logi-	Equal	Low	High	
cal	_400		9	
Vector Find Any Element	None equal,	Equal ele-	Equal ele-	No equal ele-
Equal ⁵	zero found	ment found.	ment found	ments, no
Lyuai		no zeros if	and zero	zeros
		ZS=1	found	
Vector Find Element Equal ⁵	Zero found	Equal ele-	Equal ele-	Not equal, no
. soto. I ma Liomont Equal		ment found,	ment found,	zeros
		no zeros	and zero	
Vector Find Element Not	Zero found	Not equal ele-	Not equal	Equal, no zero
Egual ⁵		ment found,	found, greater	
-1		less than	than	
Vector FP Compare And Signal	Elements	First element	First element	Elements
Scalar	equal	low	high	unordered
Vector FP Compare Equal ⁵	All elements	Mix of equal	_	All elements
	equal	and unequal		not equal (or
		(or unor-		unordered)
		dered) ele-		
		ments		

Condition Code →	0	1 1	2	3
Mask Bit Value →	8	4	2	1
Vector FP Compare High Or	All elements ≥	Mix of ≥ and <	_	All elements <
Equal ⁵				(or unordered)
Vector FP Compare High ⁵	All elements >	$\text{Mix of} > \text{and} \leq$	 -	All elements ≤
Vector FP Compare Scalar	Elements	First element	First element	(or unordered) Elements
Vector FP Test Data Class	equal Match	low Selected bit 1	high	unordered No match
Immediate	IVIAICII	for some (but		INO IIIAICII
		not all) ele- ments		
Vector Isolate String ⁵	Zero element	_	_	All elements
-	found			nonzero
Vector Multiply and Shift Deci- mal ⁵	No overflow	_	_	Overflow
Vector Multiply Decimal ⁵	No overflow	-	_	Overflow
Vector Pack Logical Saturate ⁵	No saturation	Some satu-		All saturated
Vector Pack Saturate ⁵	No saturation	rated Some satu-		All saturated
Vector Perform Sign Operation	No overflow	rated		Overflow
Decimal ⁵			_	
Vector Remainder Decimal ⁵	No overflow			Overflow
Vector Shift and Divide Deci- mal ⁵	No overflow	_	_	Overflow
Vector Shift and Round Deci- mal ⁵	No overflow	_	_	Overflow
Vector String Range Compare ⁵	Zero found	At least one in ranges, no	At least one in ranges, zero	No ranges match, no
Vector String Search	No match and	zero No match and	found full match	zeros partial match
vector String Search	either ZS is 0	ZS is 1 and a	Iuli IIIatori	partial materi
	or no zero	zero byte		
_	byte detected	detected		
Vector Subtract Decimal ⁵	No overflow	-	-	Overflow
Vector Test Decimal ⁵	Digits and sign valid	Sign invalid	Digit invalid	Sign and digit invalid
Vector Test Under Mask	All zeros or mask zero	Mixed	_	All ones
Control Instructions				
Compare and Replace DAT	Equal	Not equal	_	_
Table Entry		l		
Compare and Swap and Purge	Equal See note	Not equal See note	— See note	— See note
Diagnose ¹ Extract Stacked State	Branch state		See note	See note
Extract Stacked State	entry	Program call state entry	_	_
Insert Address Space Control	Primary-space	Secondary-	Access regis-	Home-space
	mode	space mode	ter mode	mode
Load Address Space Parame- ters	Parameters loaded	Primary not available	Secondary not authorized or	Space-switch event
1613	loaded	available	not available	CVCIII
Load Page-Table-Entry	Address	Address	Invalid bit on	Exception
Address	returned;	returned;	in RTE or	condition
Load PSW ³	STE.P=0 See note	STE.P=1 See note	STE. See note	exists. See note
	See note	See note	See note	See note
Load PSW Extended ³ Load Real Address ²	Translation	Segment table	Page table	See note
	available	entry invalid	entry invalid	200
Move Page	Data moved	First op	Second op	-
		invalid, both valid in ES.	invalid	
		locked, or ES error		
Move to Primary	Length ≤ 256	_	_	Length > 256
Move to Secondary	Length ≤ 256	_	_	Length > 256
Move with Key	Length ≤ 256	-	-	Length > 256
Move with Optional Specifica-	Length ≤ 4096	-	-	Length > 4096
tions Page In	Operation	ES data error	_	ES block not
Page Out	completed Operation	ES data error	_	available ES block not
- ago Out	completed	LO data CITUI	_	available

Condition Code →	0	1 1	2	3
Mask Bit Value →	8	4	2	1
Perform Timing Facility Func-	Function per-	4	- 4	Function not
tion Perform Topology Function	formed Initiated	_	Rejected	available —
Program Return Reset Reference Bit Extended	See note Ref = 0, Chg = 0	See note Ref = 0, Chg = 1	See note Ref = 1, Chg = 0	See note Ref = 1, Chg = 1
Resume Program ³ Set Clock	See note Set	See note Secure	See note	See note Not opera-
Signal Processor	Accepted	Status stored	Busy	tional Not opera- tional
Store System Information	Info provided	_	_	Info not available
Test Access	ALET = 0	ALET uses DUALD	ALET uses PSALD	ALET = 1 or causes ART exception
Test Pending External Interrup- tion Test Block	None pending Usable	One or more pending Unusable	_	_
Test Protection	Fetch and store allowed	Fetch allowed; no store allowed	No fetch or store allowed	Translation not available
Input/Output Instructions				
Cancel Subchannel	Function started	_	_	Not opera- tional
Clear Subchannel	Function started	_	_	Not opera- tional
Halt Subchannel	Function started	Non-interme- diate status pending	Busy	Not opera- tional
Modify Subchannel	Function exe- cuted	Status pend- ing	Busy	Not opera- tional
Reset Channel Path Resume Subchannel	Function started Function		Busy	Not opera- tional
Start Subchannel	started Function	Status pend- ing Status pend-	Not applicable Busy	Not opera- tional Not opera-
Store Channel Report Word	started CRW stored	ing Zeros stored		tional
Store Subchannel	SCHIB stored	_	_	Not opera- tional
Test Pending Interruption	Interruption not pending	Interruption code stored	_	_
Test Subchannel	IRB stored; status pending	IRB stored; not status pending	_	Not opera- tional
Specialized-Function-Assist Instructions				
Compute Digital Signature Authentication	verify: signa- ture verified; sign: normal completion	verify: public key not on curve; sign: KVP mis- match; sign & verify: reserved area	verify: signa- ture incorrect or invalid; sign: random number not invertible if deterministic	partial com- pletion
DEFLATE Conversion Call Notes:	Normal com- pletion	op1 length insufficient	op2 length insufficient or invalid input	CPU-deter- mined com- pletion

Notes:

- For Diagnose, the resulting condition code is model-dependent.
- For Load Real Address, condition code 3 is set if address-space-control element not available, region-table entry outside table or invalid, segment-table entry outside table, or, for LRA in 24-or 31-bit mode when bits 0-32 of entry address not all zeros, segment- or page-table entry invalid.
- For Load PSW, Load PSW Extended, and Resume Program, the condition code is loaded from the condition-code field of the second operand.
- For Set Program Mask, the condition code is loaded from bit positions 2 and 3 of the first operand
- For various vector-facility instructions, the condition code is optionally set based on the CS control in the M⁵ field of the instruction.

Assembler Instructions

Function	Mnemonic	Meaning
Option control	*PROCESS	Specify assembler options
	ACONTROL	Dynamically modify options
Data definition	CCW	Define channel command word
Data delimition	CCW0	Define format-0 channel command word
	CCW1	Define format-1 channel command word
	DC	Define constant
	DS	Define storage
_		
Program sectioning	ALIAS AMODE	Rename external symbol Specify addressing mode
and linking	CATTR	Define class/part name and attributes
and miking	COM	Identify common control section
	CSECT	Identify control section
	CXD	Cumulative length of external dummy section
	DSECT	Identify dummy section
	DXD	Define external dummy section
	ENTRY	Identify entry-point symbol
	EXTRN	Identify external symbol
	LOCTR	Specify multiple location counters
	RMODE	Specify residence mode
	RSECT	Identify read-only control section
	START	Start assembly
	WXTRN	Identify weak external symbol
	XATTR	Declare external symbol attributes
Base register	DROP	Drop base address register
assignment	USING	Use base address and register
Control of	AEJECT	Start new nage in macro definition
listing	ASPACE	Start new page in macro definition Space lines in macro definition
ilotting	CEJECT	Conditional start new page
	EJECT	Start new page
	PRINT	Control listing contents
	SPACE	Space listing
	TITLE	Identify assembly output
Program control	ADATA	Provide data for SYSADATA file
r rogiain control	CNOP	Conditional no operation
	COPY	Copy predefined source coding
	END	End assembly
	EQU	Equate symbol
	EXITCTL	Program control data for I/O exits
	ICTL	Input format control
	ISEQ	Input sequence checking
	LTORG	Begin literal pool
	OPSYN	Equate operation code
	ORG	Set location counter
	POP	Restore ACONTROL, PRINT, or USING status
	PUNCH	Punch a record
	PUSH REPRO	Save current ACONTROL, PRINT, or USING status Reproduce following record
Conditional	ACTR	Conditional assembly branch counter
assembly	AGO	Unconditional branch
	AIF	Conditional branch
	AINSERT	Create input record
	ANOP	Assembly no operation
	AREAD GBLA	Assign input record to SETC symbol
	GBLB	Define global SETA symbol Define global SETB symbol
	GBLC	Define global SETC symbol
	LCLA	Define local SETA symbol
	LCLB	Define local SETB symbol
	LCLC	Define local SETC symbol
	MHELP	Trace macro flow
	MNOTE	Generate message
	SETA	Set arithmetic variable symbol
	SETAF	Set arithmetic variable symbol from external function
	SETB	Set binary variable symbol
	SETC	Set character variable symbol
	SETCF	Set character variable symbol from external function

Function	Mnemonic	Meaning
Macro definition	MACRO	Macro definition header
	MEND	Macro definition trailer
	MEXIT	Macro expansion exit

Source: SC26-4940.

CNOP Alignment

	Quadword														
	Doubleword				Doubleword										
Fullword Fullword				Fullword			Full	Fullword							
Half	word	Halfv	word	Halfv	word	Halfv	word	Halfword Halfword		Halfword		Half	word		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0,4 0,8 0,16		2,4 2,8 2,16		0,4 4,8 4,16		2,4 6,8 6.16		0,4 0,8 8,16		2,4 2,8 10.16		0,4 4,8 12.16		2,4 6,8 14,16	

For byte offset and boundary values greater than 16, see IBM High Level Assembler for z/OS, z/VM & z/VSE Language Reference (SC26-4940).

Extended-Mnemonic Instructions for Branch on Condition and Branch Indirect on Condition

Extended Mnemonic for:							
Use	BC	BCR	BIC	Meaning	M ₁ Value*		
Control	В	BR	BI	Unconditional branch	15		
	NOP	NOPR	_	No operation	0		
After	ВН	BHR	BIH	Branch on A High	2		
Compare	BL	BLR	BIL	Branch on A Low	4		
Instructions	BE	BER	BIE	Branch on A Equal B	8		
(A:B)	BNH	BNHR	BINH	Branch on A Not High	13		
	BNL	BNLR	BINL	Branch on A Not Low	11		
	BNE	BNER	BINE	Branch on A Not Equal B	7		
After	BP	BPR	BIP	Branch on Plus	2		
Arithmetic	BM	BMR	BIM	Branch on Minus	4		
Instructions	BZ	BZR	BIZ	Branch on Zero	8		
	ВО	BOR	BIO	Branch on Overflow	1		
	BNP	BNPR	BINP	Branch on Not Plus	13		
	BNM	BNMR	BINM	Branch on Not Minus	11		
	BNZ	BNZR	BINZ	Branch on Not Zero	7		
	BNO	BNOR	BINO	Branch on No Overflow	14		
After Test	ВО	BOR	BIO	Branch if Ones	1		
under Mask	BM	BMR	BIM	Branch if Mixed	4		
Instruction	BZ	BZR	BIZ	Branch if Zeros	8		
	BNO	BNOR	BINO	Branch if Not Ones	14		
	BNM	BNMR	BINM	Branch if Not Mixed	11		
	BNZ	BNZR	BINZ	Branch if Not Zeros	7		

Source: SC26-4940.

Extended-Mnemonic Instructions for Relative-Branch Instructions

	Extended		Machine
Use	Mnemonic	Meaning	Instr.
General	BRU or J	Unconditional Branch Relative	BRC 15,I ₂
Branch Rel.	BRUL or JLU	Unconditional Branch Relative	BRCL 15,I ₂
on Condition	JNOP*	No Operation	BRC 0,I ₂
After	BRH or JH*	Branch Relative on A High	BRC 2,I ₂
Compare	BRL or JL*	Branch Relative on A Low	BRC 4,I ₂
Instructions	BRE or JE*	Branch Relative on A Equal B	BRC 8,I ₂
	BRNH or JNH*	Branch Relative on A Not High	BRC 13,I ₂
	BRNL or JNL*	Branch Relative on A Not Low	BRC 11,l ₂
	BRNE or JNE*	Branch Relative on A Not Equal B	BRC 7,I ₂
After	BRP or JP*	Branch Relative on Plus	BRC 2,I ₂
Arithmetic	BRM or JM*	Branch Relative on Minus	BRC 4.l ₂

Not applicable for BIC

Extended mnemonic replaces the M₁ field; second operand, not shown, is D₂(X₂,B₂) for RX and RXY formats and R₂ for RR format.

	Extended		Machine
Use	Mnemonic	Meaning	Instr.
Instructions	BRZ or JZ*	Branch Relative on Zero	BRC 8,I ₂
	BRO or JO*	Branch Relative on Overflow	BRC 1,I ₂
	BRNP or JNP*	Branch Relative on Not Plus	BRC 13,I ₂
	BRNM or JNM*	Branch Relative on Not Minus	BRC 11,I ₂
	BRNZ or JNZ*	Branch Relative on Not Zero	BRC 7,I ₂
	BRNO or JNO*	Branch Relative on No Overflow	BRC 14,I ₂
After Test	BRO or JO*	Branch Relative if Ones	BRC 1,I ₂
under Mask	BRM or JM*	Branch Relative if Mixed	BRC 4,I ₂
Instruction	BRZ or JZ*	Branch Relative if Zeros	BRC 8,I ₂
	BRNO or JNO*	Branch Relative if Not Ones	BRC 14,I ₂
	BRNM or JNM*	Branch Relative if Not Mixed	BRC 11,I ₂
	BRNZ or JNZ*	Branch Relative if Not Zeros	BRC 7,I ₂
Other Branch	JAS	Branch Relative and Save	BRAS R ₁ ,I ₂
Relative	JASL	Branch Relative and Save Long	BRASL R ₁ ,I ₂
Instructions	JCT	Branch Relative on Count (32)	BRCT R ₁ ,I ₂
	JCTG	Branch Relative on Count (64)	BRCTG R ₁ ,I ₂
	JXH	Branch Relative on Index High (32)	BRXH R ₁ ,R ₃ ,I ₂
	JXHG	Branch Relative on Index High (64)	BRXHG R ₁ ,R ₃ ,I ₂
	JXLE	Br. Rel. on Index Low or Equal (32)	BRXLE R ₁ ,R ₃ ,I ₂
	JXLEG	Br. Rel. on Index Low or Equal (64)	BRXLG R ₁ ,R ₃ ,I ₂

Source: SC26-4940.

Extended-Mnemonic Suffixes for Compare-and-Branch, and Compare-and-Trap Instructions

Suffix	Meaning	M ₃ Value	Suffix	Meaning	M ₃ Value
Н	High	2	NH	Not High	12
L	Low	4	NL	Not Low	10
E	Equal	8	NE	Not Equal	6

Explanation:

These suffixes may be appended to the following mnemonics: CGIB, CGIJ, CGIT, CGRB, CGRJ, CGRT, CIB, CIJ, CIF, CLFIT, CLGIB, CLGIJ, CLGIT, CLGRB, CLGRJ, CLGRT, CLGR CLIB, CLIJ, CLRB, CLRJ, CLRT, CLT, CRB, CRJ, CRT. When the suffix is coded, the M3 operand must be omitted.

Extended-Mnemonic Suffixes for Load/Store-on-Condition Instructions

Suffix	Meaning	M ₃ Value	Suffix	Meaning	M ₃ Value
0 *	One / Overflow	1	NO *	Not one / Not overflow	14
Н	High	2	NH	Not High	13
P *	Plus	2	NP *	Not Plus	13
L	Low	4	NL	Not Low	11
M *	Minus / Mixed	4	NM *	Not Minus / Mixed	11
E	Equal	8	NE	Not Equal	7
Z *	Zero	8	NZ *	Not Zero	7

These suffixes may be appended to the following mnemonics: LOC, LOCG, LOCGHI, LOCGR, LOCHHI, LOCHI, LOCR, LOCFH, LOCFHR, STOC, STOCFH, STOCG. Suffixes marked with an asterisk (*) may not be available on earlier versions of the High Level Assembler.

Extended-Mnemonic Suffixes for Rotate-Then-Insert / AND / OR / Exclusive OR-Selected-Bits Instructions

Extended-	-Mnemonic	Basic-Mne	emonic	
Syntax		Equivalen	t	Meaning
LHHR	R ₁ ,R ₂	RISBHGZ	R ₁ ,R ₂ ,0,31	LOAD (HIGH ← HIGH)
LHLR	R_1,R_2	RISBHGZ	R ₁ ,R ₂ ,0,31,32	LOAD (HIGH ← LOW)
LLCHHR	R_1,R_2	RISBHGZ	R ₁ ,R ₂ ,24,31	LOAD LOG. CH. (HIGH ← HIGH)
LLCHLR	R_1,R_2	RISBHGZ	R ₁ ,R ₂ ,24,31,32	LOAD LOG. CH. (HIGH ← LOW)
LLCLHR	R_1,R_2	RISBLGZ	R ₁ ,R ₂ ,24,31,32	LOAD LOG. CH. (LOW ← HIGH)
LLHFR	R_1,R_2	RISBLGZ	R ₁ ,R ₂ ,0,31,32	LOAD (LOW ← HIGH)
LLHHHR	R_1,R_2	RISBHGZ	R ₁ ,R ₂ ,16,31	LOAD LOG. HW. (HIGH ← HIGH)
LLHHLR	R_1,R_2	RISBHGZ	R ₁ ,R ₂ ,16,31,32	LOAD LOG. HW. (HIGH ← LOW)

^{*} To obtain BRCL instead of BRC, add L at the end of the B mnemonic or insert L after the J of the J mnemonic. For example, change BRNZ or JNZ to BRNZL or JLNZ.

Extended-	Mnemonic	Basic-Mne	emonic	
Syntax		Equivalen	t	Meaning
LLHLHR	R ₁ ,R ₂	RISBLGZ	R ₁ ,R ₂ ,16,31,32	LOAD LOG. HW. (LOW ← HIGH)
NHHR	R_1,R_2	RNSBG	R ₁ ,R ₂ ,0,31	AND HIGH (HIGH ← HIGH)
NHLR	R_1,R_2	RNSBG	R ₁ ,R ₂ ,0,31,32	AND HIGH (HIGH ← LOW)
NLHR	R_1,R_2	RNSBG	R ₁ ,R ₂ ,32,63,32	AND HIGH (LOW ← HIGH)
OHHR	R_1,R_2	ROSBG	R ₁ ,R ₂ ,0,31	OR HIGH (HIGH ← HIGH)
OHLR	R_1,R_2	ROSBG	R ₁ ,R ₂ ,0,31,32	OR HIGH (HIGH ← LOW)
OLHR	R_1,R_2	ROSBG	R ₁ ,R ₂ ,32,63,32	OR HIGH (LOW ← HIGH)
RISBGNZ	R_1, R_2, I_3, I_4, I_5	RISBGN	R ₁ ,R ₂ ,I ₃ ,I ₄ +128,I ₅	Set zero-remaining-bits control to 1.
RISBGZ	R ₁ ,R ₂ ,I ₃ ,I ₄ ,I ₅	RISBG	R ₁ ,R ₂ ,I ₃ ,I ₄ +128,I ₅	Set zero-remaining-bits control to 1.
RISBHGZ	R_1, R_2, I_3, I_4, I_5	RISBHG	R ₁ ,R ₂ ,I ₃ ,I ₄ +128,I ₅	Set zero-remaining-bits control to 1.
RISBLGZ	R_1, R_2, I_3, I_4, I_5	RISBLG	R ₁ ,R ₂ ,I ₃ ,I ₄ +128,I ₅	Set zero-remaining-bits control to 1.
RNSBGT	R_1, R_2, I_3, I_4, I_5	RNSBG	R ₁ ,R ₂ ,I ₃ +128,I ₄ ,I ₅	Set test-results control to 1.
ROSBGT	R_1, R_2, I_3, I_4, I_5	ROSBG	R ₁ ,R ₂ ,I ₃ +128,I ₄ ,I ₅	Set test-results control to 1.
RXSBGT	R ₁ ,R ₂ ,I ₃ ,I ₄ ,I ₅	RXSBG	R ₁ ,R ₂ ,I ₃ +128,I ₄ ,I ₅	Set test-results control to 1.
XHHR	R_1,R_2	RXSBG	R ₁ ,R ₂ ,0,31	EXCL. OR HIGH (HIGH ← HIGH)
XHLR	R_1,R_2	RXSBG	R ₁ ,R ₂ ,0,31,32	EXCL. OR HIGH (HIGH ← LOW)
XLHR	R ₁ ,R ₂	RXSBG	R ₁ ,R ₂ ,32,63,32	EXCL. OR HIGH (LOW ← HIGH)
Source: SA	122-7832			

Extended-Mnemonics for Vector-Facility Instructions

See z/Architecture Principles of Operation (SA22-7832) Chapters 21-24

Summary of Constants

	Implied			Trunca-
Туре	Length, Bytes	Default Align- ment	Format	tion/ Padding
A	4	Word	Value of address or expression	Left
AD	8	Doubleword	Value of address or expression Value of address or expression	Left
В	0	Byte	Binary digits	Left
С	-	,	Characters	
CA	-	Byte Byte	Characters (ASCII)	Right Right
CE	-	,	` ,	•
CU	- -	Byte	Characters (EBCDIC)	Right
	Even	Byte	Characters, translated to Unicode	Right
D	8	Doubleword	Long hex floating point	Right
DB	8	Doubleword	Long binary floating point	Right
DD	8	Doubleword	Long decimal floating point	Right
DH	8	Doubleword	Long hex floating point	Right
Е	4	Word	Short hex floating point	Right
EB	4	Word	Short binary floating point	Right
ED	4	Word	Short decimal floating point	Right
EH	4	Word	Short hex floating point	Right
F	4	Word	Fixed-point binary	Left
FD	8	Doubleword	Fixed-point binary	Left
G	Even	Byte	Graphic (double-byte) characters	Right
Н	2	Halfword	Fixed-point binary	Left
J	4	Word	Symbol naming a DXD, DSECT, or class	Left
JD	8	Doubleword	Symbol naming a DXD, DSECT, or class	Left
L	16	Doubleword	Extended hex floating point	Right
LB	16	Doubleword	Extended binary floating point	Right
LD	16	Doubleword	Extended decimal floating point	Right
LH	16	Doubleword	Extended hex floating point	Right
LQ	16	Quadword	Extended hex floating point	Right
P	-	Byte	Packed decimal	Left
Q	4	Word	Symbol naming a DXD, DSECT, or part	Left
QD	8	Doubleword	Symbol naming a DXD, DSECT, or part	Left
QY	3	Halfword	Symbol naming a DXD, DSECT, or part in long-	-
R	4	Word	displacement form PSECT address value	Left
RD	8	Doubleword	PSECT address value	Left
S	2	Halfword	Address in base-displacement form	_
SY	3	Halfword	Address in base-and-long-displacement form	_
V	4	Word	Externally defined address value	_
VD	8	Doubleword	Externally defined address value	
X	-	Byte	Hexadecimal digits	Left
^	•	Dyte	i iezaueciniai uigits	FRII

Туре	Implied Length, Bytes	Default Align- ment	Format	Trunca- tion/ Padding
Υ	2	Halfword	Value of address or expression	Left
Z	-	Byte	Zoned decimal	Left

Source: SC26-4940.

Assigned Storage Locations

Hex Addr	Dec Addr	Addr Type	Function
0-7	0-7	Α	IPL PSW [†]
B-F	8-15	Α	CCW-type IPL: IPL CCW1 [†]
10-17	16-23	Α	CCW-type IPL: IPL CCW2 [†]
10-13	16-19	Α	
		A	LD-IPL: Machine-loader execution-space size [†]
14-17	20-23		LD-IPL: System-IPL parameter-list pointer [†]
30-83	128-131	R	External-interruption parameter
84-85	132-133	R	CPU address associated with external interruption, or zeros
36-87 38-8B	134-135 136-139	R R	External-interruption code (see table on page 46) SVC-interruption identification: 0-12 zeros, 13-14 ILC, 15 zero.
30-0D	130-139	n	16-31 code
BC-8F	140-143	R	Program-interruption identification: 0-12 zeros, 13-14 ILC, 15 zero, 16-31 code (see table on page 46)
90-93	144-147	R	Data-exception code or vector-exception code: 0-23 zeros, 24- 31 code (for DXC, see table on page 47; for VXC, see table on
94-95	148-149	R	page 48) Monitor-class number: 0-7 zeros, 8-15 number
94-95 96-97	150-151	R	PER code, ATMID, AI (see table on page 50)
96-97 98-9F	152-159	R	PER address
AO	160	R	Exception access identification: 0-3 zeros, 4-7 access-register
	100		number
A1	161	R	PER access identification: 0-3 zeros, 4-7 access-register number
A2	162	R	Operand access identification (if page-translation exception reognized by MOVE PAGE): 0-3 $\rm R_1$, 4-7 $\rm R_2$
43	163	A/R	Store-status/machine-check architectural-mode identification: 6 zeros, 7 one
A8-AF	168-175	R	Translation-exception identification (see table on page 48)
30-B7	176-183	R	Monitor code
B8-BB	184-187	R	Subsystem-identification word: 0-12 zeros, 13-14 SSID,15 one 16-31 subchannel number
BC-BF	188-191	R	I/O-interruption parameter
C0-C3	192-195	R	I/O-interruption-identification word: 0-1 zeros, 2-4 I/O-interruption subclass, 5-31 zeros
C8-CB	200-203	R	STFL facility list (see "Facility Indications" on page 51)
E8-EF	232-239	R	Machine-check-interruption code (see diagram on page 50)
F4-F7	244-247	R	External-damage code (see diagram on page 50)
F8-FF	248-255	R	Failing-storage address
100-107 108-10B	256-263 264-267	R R	Enhanced-Monitor Counter-Array Origin
106-10B 10C-10F	268-271	R	Enhanced-Monitor Counter-Array Size Enhanced-Monitor Exception Count
110-117	272-279	R	Breaking-event address
120-117	288-303	R	Restart old PSW
130-13F	304-319	R	External old PSW
140-14F	320-335	R	Supervisor-call old PSW
150-15F	336-351	R	Program old PSW
160-16F	352-367	R	Machine-check old PSW
170-17F	368-383	R	Input/output old PSW
1A0-1AF	416-431	R	Restart new PSW
1B0-1BF	432-447	R	External new PSW
1C0-1CF	448-463	R	Supervisor-call new PSW
1D0-1DF	464-479	R	Program new PSW
1E0-1EF	480-495	R	Machine-check new PSW
1F0-1FF	496-511	R	Input/output new PSW
11B0-11B7	4528-4535	R	Machine-check-extended-save-area address
11C0-11FF	4544-4607	R	Available for programming
	4608-4735	A /D	Store-status/machine-check floating-point-register save area

Hex Addr	Dec Addr	Addr Type	Function	
1280-12FF	4736-4863	A/R	Store-status/machine-check general-register save area	
1300-130F	4864-4879	A/R	Store-status PSW save area or machine-check fixed-logout area [‡]	
1318-131B	4888-4891	Α	Store-status prefix save area	
131C-131F	4892-4895	A/R	Store-status/machine-check floating-point-control-register save area	
1324-1327	4900-4903	A/R	Store-status/machine-check TOD-programmable-register save area	
1328-132F	4904-4911	A/R	Store-status/machine-check CPU-timer save area	
1331-1337	4913-4919	A/R	Store-status/machine-check clock-comparator bits 0-55 save area (zeros at 4912)	
1340-137F	4928-4991	A/R	Store-status/machine-check access-register save area	
1380-13FF	4992-5119	A/R	Store-status/machine-check control-register save area	
1800-18FF	6144-6399	R	Program-interruption TDB (see diagram on page 73)	

External-Interruption Codes

At real-storage locations 134-135 (86-87 hex)

Code (Hex)	Condition			
0040	Interrupt key			
1004	Clock comparator			
1005	CPU timer			
1007	Warning-track interruption			
1200	Malfunction alert			
1201	Emergency signal			
1202	External call			
1406	Timing alert			
1407	Measurement alert			
2401	Service signal			

Program-Interruption Codes

At real-storage locations 142-143 (8E-8F hex)

Code (Hex)	Condition	ILO	s	et			str. iding	
0001	Operation exception		1	2	3		- 5	3
0002	Privileged-operation exception			2	3		5	3
0003	Execute exception			2	3		9	3
0004	Protection exception		1	2	3		5	S T
0005	Addressing exception		1	2	3		9	S T
0006	Specification exception	0	1	2	3	С	9	3
0007	Data exception		1	2	3	С	5	S T
8000	Fixed-point-overflow exception		1	2	3	С		
0009	Fixed-point-divide exception		1	2	3	С	5	3
000A	Decimal-overflow exception			2	3	С		
000B	Decimal-divide exception			2	3		5	3
000C	HFP-exponent-overflow exception		1	2	3	С		
000D	HFP-exponent-underflow exception		1	2	3	С		
000E	HFP-significance exception		1	2		С		
000F	HFP-floating-point-divide exception		1	2			5	3
0010	Segment-translation exception		1	2	3		N	
0011	Page-translation exception		1	2	3		Ν	
0012	Translation-specification exception		1	2	3		5	3
0013	Special-operation exception		1	2	3		5	3
0015	Operand exception			2			5	3
0016	Trace-table exception		1	2			Ν	
0018	Transaction constraint		1	2	3		5	3

Real address.

A if store status; R if machine check. A/R

When the configuration-z/Architecture-architectural-mode (CZAM) facility is installed.

Contents may vary among models; see System Library manuals.

Code (Hex)	Condition	IL	C S	Set		Ins En	tr. ding
001B	Vector-processing				3		S
001C	Space-switch event	0	1	2		С	
001D	HFP-square-root exception			2			S
001F	PC-translation-specification exception			2			S
0020	AFX-translation exception		1	2			N
0021	ASX-translation exception		1	2			N
0022	LX-translation exception			2			N
0023	EX-translation exception			2			N
0024	Primary-authority exception			2			N
0025	Secondary-authority exception		1	2			N
0026	LFX-translation exception			2			N
0027	LSX-translation exception			2			N
0028	ALET-specification exception		1	2	3		S
0029	ALEN-translation exception		1	2	3		N
002A	ALE-sequence exception		1	2	3		N
002B	ASTE-validity exception		1	2	3		N
002C	ASTE-sequence exception		1	2	3		N
002D	Extended-authority exception		1	2	3		N
002E	LSTE sequence			2			N
002F	ASTE instance		1	2	3		N
0030	Stack-full exception			2			N
0031	Stack-empty exception		1	2			N
0032	Stack-specification exception		1	2			N
0033	Stack-type exception		1	2			N
0034	Stack-operation exception		1	2			N
0038	ASCE-type exception		1	2	3		N
0039	Region-first-translation exception		1	2	3		N
003A	Region-second-translation exception		1	2	3		N
003B	Region-third-translation exception		1	2	3		N
0040	Monitor event			2		С	
0800	PER basic event (code may be combined with another code)	0	1	2	3	С	
0800	PER nullification event	0					N
0119	Crypto-operation exception			2			N
0200	Transactional-execution-aborted event		1	2	3	С	
С	Completed	•					
ILC	Instruction-length code						
N	Mullified						

N S T Nullified Suppressed Terminated

Data-Exception Code (DXC)

At real-storage location 147 (93 hex) and in byte 2 of floating-point-control register

Code (Hex)	Data Exception			
00	General operand			
01	AFP register			
02	BFP instruction			
03	DFP instruction			
04	Quantum exception			
07	Simulated quantum exception			
08	IEEE inexact and truncated			
0B	IXS inexact			
0C	IEEE inexact and incremented			
10	IEEE underflow, exact			
13	IXS underflow, exact			
18	IEEE underflow, inexact and truncated			
1B	IXS underflow, inexact			
1C	IEEE underflow, inexact and incremented			
20	IEEE overflow, exact			
23	IXS overflow, exact			
28	IEEE overflow, inexact and truncated			
2B	IXS overflow, inexact			
2C	IEEE overflow, inexact and incremented			
40	IEEE division by zero			
43	IXS division by zero			
80	IEEE invalid operation			

Code (Hex)	Data Exception
83	IXS invalid operation
FE	Vector instruction
FF	Compare-and-trap or load-and-trap instruction

Vector-Exception Code (VXC)

At real-storage location 147 (93 hex) and in byte 2 of floating-point-control register

Ì	MV	VXC		Vector Interrupt C		
VIX		VXC		<u>Value</u>	Meaning	
ì	0	4 7		0001	IEEE invalid operation	
				0010	IEEE division by zero	
	Vector Inde	x (VIX)		0011	IEEE overflow	
	Index to the	leftmost eler	nent that recognized the	0100	IEEE underflow	
	exception			0101	IEEE inexact	

PER Code, ATMID, and AI

At real-storage locations 150-151

	PER Code	ATMID	Al
0		8	14 15

Program-Event-Recording (PER Code)			Addressin	g and-Translation-Mode ID (ATMID)
	Bit	Meaning	Bit	Meaning
	0	Successful-branching event	8	PSW bit 31
	1	Instruction-fetching event	9	ATMID-validity bit
	2	Storage-alteration event	10	PSW bit 32
	3	Storage-key-alteration event	11	PSW bit 5
	4	Store-using-real-address event	12-13	PSW bits 16-17
	5	Zero-address-detection event	PER ASCE	Identification (AI)
	6	Transaction-end event	14-15	0 - primary; 1 - AR-specified;
	7	Instruction-fetch-nullification event		2 - secondary; 3 - home

Translation-Exception Identification

At real-storage locations 168-175 (A8-AF hex)

Interrup- tion Code (Hex)	Exception or Event	Format of Information Stored*
0004	Protection	If 61 zero: rest unpredictable, If 61 one: suppression, 0-51 address; 52-53 access-exception fetch/store indication; bits 56, 60, and 61 form a 3-bit protection code, 62-63 ASCE identification, rest unpredictable, location 160 valid; if DAT was off, rest unpredictable
0010	Segment translation	0-51 address; 52-53 access-exception fetch/store indication; 54-61 unpredictable, 62-63 ASCE identification
0011	Page translation	0-51 address; 52-53 access-exception fetch/store indication; 54-60 unpredictable, if 61, zero, not MOVE PAGE; if 61 one, MOVE PAGE (see location 162); 62-63 ASCE identification
001C	Space switch	From primary-space mode: 32 old primary-space- switch-event control, 33-47 zeros, 48-63 old PASN From home-space mode: 32 home-space-switch- event control, 33-63 zeros
0020	AFX translation	32-47 zeros, 48-63 address-space number
0021	ASX translation	32-47 zeros, 48-63 address-space number
0022	LX translation	32-43 zeros, 44-63 program-call number
0023	EX translation	32-43 zeros, 44-63 program-call number
0024	Primary authority	32-47 zeros, 48-63 address-space number

Interrup- tion Code (Hex)	Exception or Event	Format of Information Stored*
0025	Secondary authority	32-47 zeros, 48-63 address-space number
0026 0027	LFX translation LSX translation	When bit 44 is 0: 32-43 zeros, 44-63 program-call number. When bit 44 is 1, 32-63 program-call number
0038	ASCE type	0-51 address; 52-53 access-exception fetch/store indication; 54-61 unpredictable, 62-63 ASCE identification
0039	Region-first translation	0-51 address; 52-53 access-exception fetch/store indication; 54-61 unpredictable, 62-63 ASCE identification
003A	Region-second translation	0-51 address; 52-53 access-exception fetch/store indication; 54-61 unpredictable, 62-63 ASCE identification
003B	Region-third translation	0-51 address; 52-53 access exception fetch/store indication; 54-61 unpredictable, 62-63 ASCE identification

Machine-Check Interruption Code

At real-storage locations 232-239 (E8-EF hex)

		_	_	_	_	_	_	_			_	_		_	_	_								_	_	_			_	_	_
S D	P D	S R	0		E D	0	D G	W			C K	0	0	В	0	SE	S C	K E		W P	M S	P M	I A	F A	V R	E C	F P	G R		R	S
0				4				8						14		16								24		26					31
I E	A R	D A	0	G S	0	0	0	0		P R		A P	0	C T	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
32				36				40		42				46		48								56							63
Bit				Ме	ani	ng																									
0				(SE)) S	Sys	tem	ı da	ma	ge																					
1				(PE) li	nsti	ruct	tion	-pro	се	ssi	ng	daı	ma	ge																
2				(SF	3 (8	Syst	tem	re	cov	ery																					
4				(CE) T	im	ing	-fac	ility	da	ma	age																			
5				(EC) E	xte	ma	al d	ama	age																					
7				(DC	G) [Deg	rac	datio	on																						
8				(W)) W	arr	ing	J																							
9				(CF) (Cha	nne	el re	epoi	rt p	en	din	9																		
10				(SF	9) S	er	/ice	-pr	осе	SSC	or d	lam	ag	е																	
11				(Ck	() (Cha	nne	el-s	ubs	yst	em	ı da	ıma	age																	
14				(B)	Ва	cke	ed u	Jр																							
16				(SE	E) S	tor	age	e er	ror	unc	cor	rec	ted																		
17				(SC	3 (3	Stor	age	e er	ror	cor	rec	cte	ł																		
18				(KE	E) S	tor	age	e-ke	у е	rro	r ui	nco	rre	cte	d																
19				(DS	S) S	Stor	age	e de	egra	ıda	tior	n																			
20				(WI	P) I	PSI	N-N	иw	Pν	alid	lity																				

- 21 (MS) PSW mask and key validity
- 22 (PM) PSW program-mask and condition-code validity
- 23 (IA) PSW-instruction-address validity
- (FA) Failing-storage-address validity 24
- 25 (VR) Vector-register validity
- 26 (EC) External-damage-code validity
- (FP) Floating-point-register validity 27
- 28 (GR) General-register validity (CR) Control-register validity 29
- 30 (RI) Reserved for IBM use
- 31 (ST) Storage logical validity
- 32 (IE) Indirect storage error 33
- (AR) Access-register validity 34 (DA) Delayed-access exception
- 36 (GS) Guarded-storage-registers validity
- (PR) TOD-programmable-register validity 42
- 43 (FC) Floating-point-control-register validity
- 44 (AP) Ancillary report
- 46 (CT) CPU-timer validity
- 47 (CC) Clock-comparator validity

External-Damage Code

At real-storage address 244-247 (F4-F7 hex)

_																																
									Х	Χ																						
	0	0	0	0	0	0	0	0	X N	F	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
L																																
	Λ_								8	q	10						16								24							31

Bit Meaning

- (XN) Expanded storage not operational
- 9 (XF) Expanded-storage control failure

Facility Indications

The first 32 facility indications are stored at real-storage locations 200-203 (C8-CB hex) by STFL; the specified number of doublewords of facility indications are stored at second-operand location by STFLE.

Bit | Meaning when Bit is One

- The instructions marked "N3" in the instruction-summary figures in Chapters 7 and 10 are installed
 - The z/Architecture architectural mode is installed.
 - 2 The z/Architecture architectural mode is active. When bits 2 and 168 are both zero, the ESA/390 architectural mode is active; when bit 2 is zero and bit 168 is one, the ESA/390 compatibility mode is active.
 - 3 The DAT-enhancement facility is installed in the z/Architecture architectural mode. The DAT-enhancement facility includes the INVALIDATE DAT TABLE ENTRY (IDTE) and COMPARE AND SWAP AND PURGE (CSPG) instructions.
 - 4 INVALIDATE DAT TABLE ENTRY (IDTE) performs the invalidation-and-clearing operation by selectively clearing TLB segment-table entries when a segment-table entry or entries are invalidated. IDTE also performs the clearing-by-ASCE operation. Unless bit 4 is one, IDTE simply purges all TLBs. Bit 3 is one if bit 4 is one.
- 5 INVALIDATE DAT TABLE ENTRY (IDTE) performs the invalidation-and-clearing operation by selectively clearing TLB region-table entries when a region-table entry or entries are invalidated. Bits 3 and 4 are ones if bit 5 is one.
- 6 The ASN-and-LX reuse facility is installed in the z/Architecture architectural mode.
- 7 The store-facility-list-extended facility is installed.
- 8 The enhanced-DAT facility 1 is installed in the z/Architecture architectural mode.
- 9 The sense-running-status facility is installed in the z/Architecture architectural mode.
- 10 The conditional-SSKE facility is installed in the z/Architecture architectural mode.
- 11 The configuration-topology facility is installed in the z/Architecture architectural mode.
- 13 The IPTE-range facility is installed in the z/Architecture architectural mode.
- 14 The nonquiescing key-setting facility is installed in the z/Architecture architectural mode.
- The extended-translation facility 2 is installed.
- 17 The message-security assist is installed.
- 18 The long-displacement facility is installed in the z/Architecture architectural mode.
- 19 The long-displacement facility has high performance. Bit 18 is one if bit 19 is one.
- 20 The HFP-multiply-add/subtract facility is installed.
- 21 The extended-immediate facility is installed in the z/Architecture architectural mode.
- 22 The extended-translation facility 3 is installed in the z/Architecture architectural mode.
- 23 The HFP-unnormalized-extension facility is installed in the z/Architecture architectural mode.
- 24 The ETF2-enhancement facility is installed.
- 25 The store-clock-fast facility is installed in the z/Architecture architectural mode.
- 26 The parsing-enhancement facility is installed in the z/Architecture architectural mode.
- 27 The move-with-optional-specifications facility is installed in the z/Architecture architectural mode.
- 28 The TOD-clock-steering facility is installed in the z/Architecture architectural mode.
- 30 The ETF3-enhancement facility is installed in the z/Architecture architectural mode.
- 31 The extract-CPU-time facility is installed in the z/Architecture architectural mode.
- 32 The compare-and-swap-and-store facility is installed in the z/Architecture architectural mode.
- 33 The compare-and-swap-and-store facility 2 is installed in the z/Architecture architectural mode.
- 34 The general-instructions-extension facility is installed in the z/Architecture architectural mode.
- 35 The execute-extensions facility is installed in the z/Architecture architectural mode.
- 36 The enhanced-monitor facility is installed in the z/Architecture architectural mode.
- 37 The floating-point extension facility is installed in the z/Architecture architectural mode.
- 39 Assigned to IBM internal use.
- The set-program-parameters facility is installed in the z/Architecture architectural mode.
- 41 The floating-point-support-enhancement facilities (FPR-GR-loading, FPS-sign-handling, and DFP-rounding) are installed in the z/Architecture architectural mode.
- 42 The DFP (decimal-floating-point) facility is installed in the z/Architecture architectural mode.
- 43 The DFP (decimal-floating-point) facility has high performance. Bit 42 is one if bit 43 is one.
- 44 The PFPO instruction is installed in the z/Architecture architectural mode.
- 45 The distinct-operands, fast-BCR-serialization, high-word, and population-count facilities, the interlocked-access facility 1, and the load/store-on-condition facility 1 are installed in the z/Architecture architectural mode.
- 47 The CMPSC-enhancement facility is installed in the z/Architecture architectural mode.

Bit Meaning when Bit is One 48 The decimal-floating-point zoned-conversion facility is installed in the z/Architecture archi-

- tectural mode.

 The execution-hint, load-and-trap, and processor-assist facilities and the miscellaneous-instruction-extensions facility 1, are installed in the z/Architecture architectural mode.
- The constrained transactional-execution facility is installed in the z/Architecture architectural mode. This bit is meaningful only when bit 73 is one.
- 51 The local-TLB-clearing facility is installed in the z/Architecture architectural mode.
- 52 The interlocked-access facility 2 is installed.
- 53 The load/store-on-condition facility 2 and load-and-zero-rightmost-byte facility are installed in the z/Architecture architectural mode.
- 57 The message-security-assist-extension 5 is installed in the z/Architecture architectural mode.
- 58 The miscellaneous-instruction-extensions facility 2 is installed in the z/Architecture architectural mode.
- 61 The miscellaneous-instruction-extensions facility 3 is installed in the z/Architecture architectural mode.
- 66 The reset-reference-bits-multiple facility is installed in the z/Architecture architectural mode.
- 67 The CPU-measurement counter facility is installed in the z/Architecture architectural mode.
- 68 The CPU-measurement sampling facility is installed in the z/Architecture architectural mode.
- The transactional-execution facility is installed in the z/Architecture architectural mode. Bit 49 is one when bit 73 is one.

 The store-two-privisor-information facility is installed in the z/Architecture architectural
- The store-hypervisor-information facility is installed in the z/Architecture architectural mode (see zVM CP Programming Services [SC24-6179]).

 The access-expension-information facility is installed in the z/Architecture at
- The access-exception-fetch/store-indication facility is installed in the z/Architecture architectural mode.

 The message-security-assist-extension 3 is installed in the z/Architecture architectural
- The message-security-assist-extension 5 is installed in the Z/Architecture architectural mode.

 77 The message-security-assist-extension 4 is installed in the z/Architecture architectural
- 77 The message-security-assist-extension 4 is installed in the z/Architecture architectural mode.
- 78 The enhanced-DAT facility 2 is installed in the z/Architecture architectural mode.
- 80 The decimal-floating-point packed-conversion facility is installed in the z/Architecture architectural mode.
- The PPA-in-order facility is installed in the z/Architecture architectural mode.
- 129 The vector facility for z/Architecture is installed in the z/Architecture architectural mode.
- 130 The instruction-execution-protection facility is installed in the z/Architecture architectural
- 131 The side-effect-access facility and the enhanced-suppression-on-protection facility 2 are installed in the z/Architecture architectural mode.
- 133 The guarded-storage facility is installed in the z/Architecture architectural mode.
- 134 The vector-packed-decimal facility is installed in the z/Architecture architectural mode.
- 135 The vector-enhancements facility 1 is installed in the z/Architecture architectural mode.
- 138 The configuration z/Architecture architectural mode facility is installed.
- The multiple-epoch facility is installed in the z/Architecture architectural mode.
- 142 The store-CPU-counter-multiple facility is installed.
- The test-pending-external-interruption facility is installed in the z/Architecture architectural mode.
 The insert-reference-bits-multiple facility is installed in the z/Architecture architectural
- mode.

 146 The message-security-assist-extension 8 is installed in the z/Architecture architectural
- The vector-enhancements facility 2 is installed in the z/Architecture architectural mode.
- The move-page-and-set-key facility is installed in the z/Architecture architectural mode.
- 151 The DEFLATE-conversion facility is installed in the z/Architecture architectural mode.
- 152 The vector-packed-decimal-enhancement facility is installed in the z/Architecture architectural mode.
- 155 The message-security-assist-extension 9 is installed in the z/Architecture architectural mode.
- 168 The ESA/390-compatibility-mode facility is installed in the configuration.

Control Registers

CR	Bits	Name of Field	Associated with	ln
0	8	Transactional-execution control	Transactional-execution	(
	9	Program-interruption filtering override	Transactional-execution	(
	10	Clock-comparator sign control	TOD clock	(
	30	Warning-track-interruption enable-	Virtual machines	(
		ment	TOD 1 1	Ι.
	32	Trace TOD-clock control	TOD clock	(
	33	SSM-suppression control	SSM instruction	(
	34	TOD-clock-sync control	TOD clock	(
	35	Low-address-protection control	Low-address protection	(
	36	Extraction-authority control	Instruction authorization	(
	37	Secondary-space control	Instruction authorization	(
	38	Fetch-protection-override control	Key-controlled protection	(
	39	Storage-protection-override control	Key-controlled protection	(
	40	Enhanced-DAT-enablement control	Dynamic address translation	(
	43	Instruction-execution-protection- enablement control	Instruction-execution protection	'
	44	ASN-and-LX-reuse control	Instruction authorization	(
	45	AFP-register control	Floating point	(
	46	Vector enablement control	Vector facility for z/Architecture	(
	48	Malfunction-alert subclass mask	External interruptions	(
	49	Emergency-signal subclass mask	External interruptions	-
	50	External-call subclass mask	External interruptions	-
	52	Clock-comparator subclass mask	External interruptions	-
	53	CPU-timer subclass mask	External interruptions	-
	54	Service-signal subclass mask	External interruptions	-
	56	Unused (See note)		
	57	Interrupt-key subclass mask	External interruptions	
	58	Unused (See note)		
	59	ETR subclass mask	External interruptions	-
	61	Crypto control	Cryptography	(
1	0-63	Primary address-space-control ele- ment	Dynamic address translation	(
	0-51	Primary region-table or segment- table origin or real-space token origin	Dynamic address translation	'
	54	Primary subspace-group control	Subspace groups	
	55	Primary private-space control	Dynamic address translation	
	56	Primary storage-alteration-event control	Program-event recording	'
	57	Primary space-switch-event control	Program interruptions	- (
	58	Primary real-space control	Dynamic address translation	
	60-61	Primary designation-type control	Dynamic address translation	
	62-63	Primary table length	Dynamic address translation	-
2	0-8	Reserved for IBM use	System Controls	
	33-57	Dispatchable-unit-control-table origin	Access-register translation	-
	59	Guarded-storage facility enablement	Guarded-storage facility	-
	61	Transaction diagnostic scope	Transactional execution	
	62-63	Transaction diagnostic control	Transactional execution	-
3	0-31	Secondary ASTE Instance Number	Instruction authorization	
	32-47	PSW-key mask	Instruction authorization	-
	48-63		Address spaces	-
4	0-31	Primary ASTE Instance Number	Instruction authorization	
	32-47	Authorization index	Instruction authorization	
	48-63	Primary ASN	Address spaces	
5	33-57	Primary-ASTE origin	Access-register translation	(
		I/O-interruption subclass mask	I/O interruptions	

CR	Bits	Name of Field	Associated with	Init*
7	0-63	Secondary address-space-control element	Dynamic address translation	0
	0-51	Secondary region-table or segment- table origin or real-space token origin	Dynamic address translation	0
	54	Secondary subspace-group control	Subspace groups	0
	55	Secondary private-space control	Dynamic address translation	0
	56	Secondary storage-alteration-event control	Program-event recording	0
	58	Secondary real-space control	Dynamic address translation	0
	60-61	Secondary designation-type control	Dynamic address translation	0
	62-63	Secondary table length	Dynamic address translation	0
8	16-31	Enhanced-monitor masks	MONITOR CALL instruction	0
	32-47	Extended authorization index	Access-register translation	0
	48-63	Monitor masks	MONITOR CALL instruction	0
9	32	Successful-branching-event mask	Program-event recording	0
	33	Instruction-fetching-event mask	Program-event recording	0
	34	Storage-alteration-event mask	Program-event recording	0
	35	Storage-key-alteration-event mask	Program-event recording	0
	36	Store-using-real-address-event mask	Program-event recording	0
	37	Zero-address-detection-event mask	Program-event recording	0
	38	Transaction-end-event mask	Program-event recording	0
	39	Instruction-fetching-nullification-event mask	Program-event recording	
	40	Branch-address control	Program-event recording	0
	41	Event-suppression control	Program-event recording	0
	42	Storage-alteration-space control	Program-event recording	0
10	0-63	PER starting address	Program-event recording	0
11	0-63	PER ending address	Program-event recording	0
12	0	Branch-trace control Mode-trace control	Tracing Tracing	0
	2-61	Trace-entry address	Tracing	0
	62	ASN-trace control	Tracing	0
	63	Explicit-trace control	Tracing	0
13	0-63	Home address-space-control ele-	Dynamic address translation	0
10		ment	•	
	0-51	Home region-table or segment-table origin or real-space token origin	Dynamic address translation	0
	54	Home subspace-group control	Subspace groups	0
	55	Home private-space control	Dynamic address translation	0
	56	Home storage-alteration-event con- trol	Program-event recording	0
	57	Home space-switch-event control	Program interruptions	0
	58	Home real-space control	Dynamic address translation	0
	60-61	Home designation-type control	Dynamic address translation	0
	62-63	Home table length	Dynamic address translation	0
14	32	Unused (See note)		1
	33 35	Unused (See note)	NO manakina akandakandiina	1
	35	Channel-report-pending subclass mask	I/O machine-check handling	0
	36	Recovery subclass mask	Machine-check handling	0
	37	Degradation subclass mask	Machine-check handling	0
	38	External-damage subclass mask	Machine-check handling	1
	39	Warning subclass mask	Machine-check handling	0
	42	TOD-clock-control-override control	TOD clock	0
	44	ASN-translation control	Instruction authorization	0
	45-63	ASN-first-table origin	ASN translation	0
15	0-60	Linkage-stack-entry address	Linkage-stack operations	0
	<u> </u>	, , , , , , , , , , , , , , , , , , , ,		-

* Value after initial CPU reset.

Note: This bit is not used but is initialized to one for consistency with the System/370 definition.

Floating-Point-Control (FPC) Register


Mask	S		Flags	DXC (see page 47)				
I I I I I M M M M M i z o u x	I M 0 0	S S S F F F i z o	S S S F F F 0 0 0 u x q	or VCX (see page 48)	0	DRM	0	BRM
0		8		16	24			31

BIT	Meaning
0	(IMi) IEEE-invalid-operation mask

- 1 (IMz) IEEE-division-by-zero mask 2 (IMo) IEEE-overflow mask 3 (IMu) IEEE-underflow mask 4 (IMx) IEEE-inexact mask 5 (IMq) Quantum-exception mask
- (INI) IEEE-invalid-operation flag
 (SFz) IEEE-division-by-zero flag
 (SFo) IEEE-overflow flag
 (SFu) IEEE-underflow flag
 (SFx) IEEE-inexact flag
- 13 (SFq) Quantum-exception flag
 16-23 (DXC) Data-exception code (see table on page 47)
- 25-27 (DRM) DFP Rounding mode
 - 000 Round to nearest with ties to even
 - 001 Round toward 0 010 Round toward $+\infty$ 011 Round toward $-\infty$
 - 100 Round to nearest with ties away from 0 101 Round to nearest with ties toward 0
 - 110 Round away from 0
 - 111 Round to prepare for shorter precision
- 29-31 (BRM) BFP Rounding mode 000 Round to nearest
 - 000 Round to neares 001 Round toward 0
 - 010 Round toward +∞
 - 011 Round toward -∞
 - 111 Round to prepare for shorter precision

Program-Status Word (PSW)

z/Architecture PSW



Bits 32-63 of Instruction Address


Bit	Meaning
1	(R) Program-event-recording mask
5	(T = 1) DAT mode
6	(I) Input/output mask
7	(E) External mask
12	Zero indicates a 16-byte PSW
13	(M) Machine-check mask
14	(W = 1) Wait state
15	(P = 1) Problem state
16-17	xx Real mode (T = 0)
	00 - Primary-space mode (T = 1)
	01 - Access-register mode (T = 1)

10 - Secondary-space mode (T = 1) 11 - Home-space mode (T = 1) (CC) Condition code 18-19 Fixed-point-overflow mask 20 Decimal-overflow mask 22 HFP-exponent-underflow mask 23 HFP-significance mask Reserved for IBM use

31/32 Extended/basic addressing mode 00 - 24-bit mode 01 - 31-bit mode 10 - Invalid 11 - 64-bit mode

21

Short-Format PSW



Meaning

12

One indicates a short-format PSW

Dynamic Address Translation

Virtual-Address Format

'	← 11 →	← 11 →	← 11 →	← 11 →	← 8 →	← 12 →
	RFX	RSX	RTX	SX	PX	BX
0		11	22	33	44	52 6
-		— RX —				

Field Meaning

RX Region index (region = 2G bytes)

RFX Region first index RSX Region second index

RTX Region third index

SX Segment index (segment = 1M bytes)

PX Page index (page = 4K bytes)


BX Byte index

Address-Space-Control Element (ASCE)

Region-Table or Segment-Table Designation (RTD or STD)

	Region-Table or Segment-Table Origin		GΡ	SXR	DT	DL
0		52	54	58	60	63
<u>Bit</u>	Meaning					
54	(G) Subspace-group control					
55	(P) Private-space control					
56	(S) Storage-alteration-event control					
57	(X) Space-switch-event control					
58	(R) Real-space control (R = 0)					
60-61	(DT) Designation-type control					
	11 Region-first-table					
	10 Region-second-table					
	01 Region-third-table					
	00 Segment-table					
62-63	(DL) Designation length (x 4K bytes)					

Real-Space Designation (RSD)



Bit Meaning

58 (R) Real-space control (R = 1)

Note: Other bits are as in RTD or STD.

Table Values


	lmana	lass	Incr. En-	Max.	Max. En-	Max	Table Maps
Table	Incre- ment	Incr. Size	tries	Size	tries	Regions	Bytes
Region First	1-4	4KB	512	16KB	2K	8G	16E =16×2 ⁶⁰
Region Second	1-4	4KB	512	16KB	2K	4M	$8P = 8 \times 2^{50}$
Region Third	1-4	4KB	512	16KB	2K	2K	$4T = 4 \times 2^{40}$
Segment	1-4	4KB	512	16KB	2K	1	$2G = 2 \times 2^{30}$
Page	1	2KB	256	2KB	256	_	$1M = 2^{20}$

Region-Table Entry (RTE)

Region-First-Table Entry (RFTE)

	Region-Second-Table Origin		Р	TF	I	TT	TL
0		52	54	56	58	60	63


Region-Second-Table Entry (RSTE)



Region-Third-Table Entry (RTTE, FC=0)




Region-Third-Table Entry (RTTE, FC-1)



Bit Meaning

- 47 (AV) Access-control (ACC) and fetch-protection (F) validity bit
- 48-51 (ACC) Access-control bits
- 52 (F) Fetch-protection bit
- 53 (FC) Format control
- 54 (P) DAT protection bit
- 55 (IEP) Instruction-execution-protection bit (format-1 RTTE only)
- 56-57 (TF) Table offset (for next-lower-level table)
- (I) Invalid bit (for set of regions in RFTE or RSTE, or for region in RTTE
 (CR) Common-region bit
- 60-61 (TT) Table-type bits (for this table)
 - 11=Region first table
 - 10=Region second table 01=Region third table
- 62-63 (TL) Table length (for next-lower-level table) (x 4K bytes)

Segment-Table Entry (STE, FC=0)



Segment-Table Entry (STE, FC=1)



Bit Meaning

- 47 (AV) Access-control (ACC) and fetch-protection (F) validity bit
- 48-51 (ACC) Access-control bits
- 52 (F) Fetch-protection bit
- 53 (FC) Format control
- 54 (P) DAT-protection bit
- 55 (IEP) Instruction-execution-protection bit (format-1 STE only)
- 58 (I) Segment-invalid bit
- 59 (CS) Common-segment bit
- 60-61 (TT) Table-type bits (for this table): 00=Segment table

Page-Table Entry (PTE)



Bit Meaning

- 53 (I) Page-invalid bit
- 54 (P) DAT-protection bit
- 55 (IEP) Instruction-execution-protection bit (format-1 STE only)

ASN Translation


Address-Space Number (ASN)


ASN-First- Table Index	ASN-Second- Table Index
0	10 15

ASN-First-Table Entry

I		ASN-Second-Table Origin 0	0	0	0	0 0
0	1	26	,			31
Bit		Meaning				
0		(I) AFX-invalid bit				

ASN-Second-Table Entry (ASTE)





Byte.Bit Meaning

0.0 (I) ASX-invalid bit

0.31 (B) Base-space bit 4.30 (CA) Controlled-ASN bit

4.31 (RA) Reusable-ASN bit

10.25-31 (ALL) Access-list length (x 128 bytes)

18.0 (V) Subsystem-linkage control

18.25-31 (LTL) Linkage-table length (x 128 bytes)
18.24-31 (LFTL) Linkage-first-table length (x 256 bytes)

PC-Number Translation

Program-Call Number (20-Bit)

	Linkage Index	Entry Index	
32	44	56	63

Program-Call Number (32-Bit, Bit 44=0)

-	0	LFX	LSX	Entry Index	
32	44		51	56	63

Program-Call Number (32-Bit, Bit 44=1)

	LFX1	1	LFX2	LSX	Entry Index	
32		44		51	56	63

Linkage-Table Entry (LTE)

I		ETL		
0) 1		26	31

Bit Meaning

0 (I) LX-invalid bit

26-31 (ETL) Entry-table length (x 128 bytes)

Linkage-First-Table Entry (LFTE)

1	Linkage-Second-Table Origin		
0 1		24	31
Bit	Meaning		
0	(I) LFX-invalid bit		


Linkage-Second-Table Entry (LSTE)

1	Entry-Table Origin		ETL
0 1		26	31
	LSTESN		
32			63
Bit	Meaning		
0	(I) LSX-invalid bit		
26-31	(ETL) Entry-table length (x 128 bytes)		


Entry-Table Entry (ETE)

Byte (Hex)

If Bit 10.1 (G) Is Zero




If Bit 10.1 (G) Is One



Bits 0-31 of Entry Instruction Address

8		Authorization Key Mask	Address-Space Number	
	0		16	31
С		Entry Key Mask		
	0		16	31

10 T G	RIKMI	E C S EK			Entry Ext. Authority Index	
0	3	8	12	16		3
14		ASN-Second	d-Table-	Entry A	ddress	





Byte.Bit Meaning

4.0 (A) Entry addressing mode4.31 (P) Entry problem state

10.0 (T) PC-type bit (zero: basic; one: stacking)

10.1 (G) Entry extended addressing mode


31

10.2	(RI) Reserved for IBM use
10.3	(K) PSW-key control (zero: unchanged; one: replace if stacking
10.4	(M) PSW-key-mask control (zero: Or; one: replace if stacking)
10.5	(E) EAX control (zero: unchanged; one: replace if stacking)
10.6	(C) Address-space-control control
10.7	(S) Secondary-ASN control
10.8-11	(EK) Entry key

Access-Register Translation

Access-List-Entry Token (ALET)

0 0 0	0 0 0 0 P	ALESN	Access-List-Entry Number	
0	7	8	16	31
Bit	Meaning			
7	(P) Primary-	list bit (zero: use DUCT;	one: use primary ASTE)	
8-15	(ALESN) Ac	cess-list-entry sequence	number	



24

Bits 33-63 of Return Address

In 64-Bit Addressing Mode

	III 04-Dit Addressing mode	
20	Bits 0-31 of Return Address	
	0	31
24	Bits 32-63 of Return Address	
	0	31
28		
	0	31
2C	Trap-Control-Block Address	E
	0	29 31
30 : 3C		
3C		

Byte.Bit Meaning

4.0 (SA) Subspace-active bit

10.25-31 (ALL) Access-list length (x 128 bytes)

14.28 (RA) Reduced-authority bit

14.31 (P) Problem-state bit

2C.31 (E) TRAP-enabled bit Available for programming

Access-List Entry (ALE)

		,			
1	F _O P	ALESN	Access-List-Entry (ALI	Authorization EAX)	Index
0 1	6 8		16		31
32					63
	ASN-Seco	nd-Table-Entry	Origin (ASTEO)		
64				90	95
	ASN-Seco	nd-Table-Entry	Sequence Number (AS	STESN)	
96					127
Bit	Meaning				
0	(I) ALEN-invalid I	oit			
6	(FO) Fetch-only I	oit			

(P) Private bit

8-15 (ALESN) Access-list-entry sequence number

Linkage-Stack Entries

Entry Descriptor

	, ,			
U	Entry Type	Section ID	Remaining Free Space	
0 1		8	16	31
	Next-Er	ntry Size		
30			10	63

31

Bit Meaning

0 (U) Unstack-suppression bit

1-7 Entry type:

Header entry = 0001001 binary
Trailer entry = 0001010 binary
Branch state entry = 0001100 binary
Program-call state entry = 0001101 binary
Available for program use = 1xxxxxxx binary

Header Entry (Entry Type 0001001)

	Littly (Littly Type 0001001)		
	Bits 0-31 of Backward Stack-Entry Address		
0			31
	Bits 32-60 of Backward Stack-Entry Address		В
32		61	63
	Entry Descriptor (First Half)		
64			95
	Entry Descriptor (Second Half)		
96			127

Bit Meaning

63 (B) Backward stack-entry validity bit


Trailer Entry (Entry Type 0001010)


	Bits 0-31 of Forward-Section-Header Address		
0			31
	Bits 32-60 of Forward-Section-Header Address		F
32		61	63
	Entry Descriptor (First Half)		
64			95
	Entry Descriptor (Second Half)		
96			127


Bit Meaning

3 (F) Forward-section validity bit

Branch State Entry (Entry Type 0001100) and Program-Call State Entry (Entry Type 0001101)








Byte.Bit Meaning


 (P) PSW control (zero: PSW.31 must be zero, ESA/390 PSW stored; one: z/Architecture PSW stored)

0.14 (R) General-register control (zero: bits 32-63 stored; one: bits 0-63 stored)
/// Available for programming

Trap Save Area

Byte (Hex)





Byte.Bit Meaning

0.0 (E) TRAP was target of EXECUTE
0.1 (W) TRAP is TRAP4 (not TRAP2)
0.13-14 (IIL) Instruction-length code
10-1F PSW values (see PSW on page 56)

U Unpredictable

/// Available for programming

Trace-Entry Formats

Identification of Trace Entries

Trace-Entry Bits		s	Trace Entry	
0-7	8-11	12-15	Туре	Format
00000000			Branch	1
00010000		000N	Set Secondary ASN	1
00100001			Program Call	11
00100010			Program Call	21
00100001		0	Program Call	3 ¹
00100010		0	Program Call	41
00100010		100E	Program Call	5 ¹
00100010		101E	Program Call	6 ¹
00100011		111E	Program Call	7 ¹
00110001		000N	Program Transfer	1
00110001		100N	Program Transfer	2
00110010		0000	Program Return	1
00110010		0010	Program Return	2
00110010		1000	Program Return	4
00110010		1010	Program Return	5
00110010		110N	Program Transfer	3
00110011		0011	Program Return	3
00110011		1011	Program Return	6
00110011		1100	Program Return	7
00110011		1110	Program Return	8

Trace-Entry Bits		is	Trace Entry	
0-7	8-11	12-15	Туре	Format
00110100		1111	Program Return	9
01000001			Branch in Subspace Group	1
01000010			Branch in Subspace Group	2
01010001	0010		Mode Switch	2
01010001	0011		Mode Switch	1
01010001	1010		Mode-Switching Branch	1
01010001	1011		Mode-Switching Branch	2
01010010	0110		Mode Switch	3
01010010	1100		Branch	3
01010010	1111		Mode-Switching Branch	3
0111	0		Trace	1
0111	1		Trace	2
1			Branch	


Format-1 and -2 entries are made when the ASN-and-LX-reuse facility (ALRF) is not enabled. Entries of formats 3-7 are made when the facility is enabled.

Branch

F1 (Branch, RP, or TRAP2/4 to 24-Bit Mode)

			-1
00000000	-	Bits 40-63 of Branch Address	
			_
0	8		31

F2 (Branch, RP, or TRAP2/4 to 31/64-Bit Mode)



F3 (Branch, RP, or TRAP2/4 to 64-Bit Mode)

010100101100	All Zeros	Bits 0-31 of Branch Address
0 8	12	32 63
Bits 32-6	3 of Branch Address	
64	95	

Note: "Branch" is BAKR, BALR, BASR, BASSM, BSA, or BSG.

Branch in Subspace Group (if ASN Tracing on)

F1 (in 24/31-Bit Mode)

0	1000001P	Bits 9-31 of ALET	Α	Bits 33-63 of Branch Address	
0	8		3		63

F2 (in 64-Bit Mode)

01000010P	Bits 9-31 of ALET		Bits 33-63 of Branch Address	
0 8		32		63
Bits 32-	-63 of Branch Address			
64		95		

E Indicates, when one, that the extended-addressing-mode bit, PSW bit 31, was set to one.

N Indicates, when one, that an entry was made because of PTI or SSAIR.

Mode Switch

F1 (BASSM, BSM, PC, PR, RP, or SAM64 from 24/31-Bit to 64-Bit Mode)

01010001	0011		All Zeros	А	Updated Instruction Address	
0	8	12		32		63

F2 (BASSM, BSM, PC, PR, RP, SAM24/31 from 64-Bit to 24/31-Bit Mode)

01010	0001001	0	All Zeros	Bits 32-63 of Updated Inst. Address	
0	8	12		32	63

F3 (BASSM, BSM, PC, PR, RP, SAM24/31 from 64-Bit to 24/31-Bit Mode)

010	100100110)	All Zeros		Bits 0-31 of Updated Inst. Address	
0	8	12		32		63
	Bits 32-63 of Updated Inst. Address					
64				95		

Mode-Switching Branch

F1 (BASSM or RP from 64-Bit to 24/31-Bit Mode)

0101	0001101	0	All Zeros	А	Branch Address	
0	8	12		32		63

F2 (BASSM or RP from 24/31-Bit to 64-Bit Mode)


0 1	1010001	1011		All Zeros	Bits 3	32-63 of Branch Address	
0		8	12		32		63

F3 (BASSM or RP from 24/31-Bit to 64-Bit Mode)

010100101111	All Zeros	Bits 0-31 of Branch Address
0 8	12	32 63
Bits 32-6	3 of Branch Address	
64	95	

Program Call

F1 (in 24/31-Bit Mode, ALRF Not Enabled)




F2 (in 64-Bit Mode, ALRF Not Enabled)




F3 (in 24/31-Bit Mode, ALRF Enabled, 20-Bit PC Number)

0010000	1 PSV Key	/ 0	Bits 1-19 of 20-Bit PC Num- ber	Α	Bits 33-62 of Return Address	P
0	8	1	2	32		63

F4 (in 64-Bit Mode, ALRF Enabled, 20-Bit PC Number)



F5 (in 24/31-Bit Mode, ALRF Enabled, 32-Bit PC Number)



F6 (in 64-Bit Mode, ALRF Enabled, 32-Bit PC Number, Bits 0-31 of Return Address All Zeros)


00100010	PSW Key	101E	All Zeros	Bits 32-62 of Return Address	Р
0	8	12	16	32	63
	32	-Bit PC	Number		
64			95		

F7 (in 64-Bit Mode, ALRF Enabled, 32-Bit PC Number, Bits 0-31 of Return Address Not All Zeros)


00100011	PSW Key	111E	All Zeros			Bits 0-31 of Return Address	
0	8	12	16		32		63
Bi	ts 32-6	2 of R	eturn Address	Р		32-Bit PC Number	
64					96		127

Program Return

F1 (in 24/31-Bit to 24/31-Bit Mode)



F2 (in 64-Bit to 24/31-Bit Mode)




F3 (in 64-Bit to 24/31-Bit Mode)

00110	011 PSW Key	001	1	New PASN	А	Bits 33-62 of Return Address	P
0	8	12	16		32		63
				Updated Ir	struction	Address	
64							127


F4 (in 24/31-Bit to 64-Bit Mode)

0011	0010 PSW Key	1000	New PAS	SN	Bits 32-62 of Return Address	P
0	8	12	16		32	63
Α	Bits 33-63	of Upo	dated Inst. Addre	ess		
64				95		

F5 (in 64-Bit to 64-Bit Mode)



F6 (in 64-Bit to 64-Bit Mode)




F7 (in 24/31-Bit to 64-Bit Mode)

00110011	PSW Key	1100	New PASN			Bits 0-31 of Return Address	
0	8	12	16		32		63
Bit	s 32-6	2 of R	eturn Address	Р	A	Updated Instruction Address	
64					96		127

F8 (in 64-Bit to 64-Bit Mode)

00110	0011 PSW Key	1110) Nev	/ PASN		Bits 0-31 of Return Address	
0	8	12	16		32		63
	Bits 32-6	32 of R	eturn Addr	ess F		Bits 32-63 of Updated Inst. Address	
64					96		127

F9 (in 64-Bit to 64-Bit Mode)



Program Transfer

F1 (in 24/31-Bit Mode)

00110001	PSW Key	000N	New PASN	Bits 32-63 of R2 Before	
0	8	12	16	32 63	

F2 (in 64-Bit Mode, Bits 0-31 of R2 All Zeros)

00)110001	PSW Key	100N		New PASN		Bits 32-63 of R2 Before	
0		8	12	16		32		63

F3 (in 64-Bit Mode, Bits 0-31 of R2 Not All Zeros)

00110001	PSW Key	100N	New PASN	Bits 0-31 of R2 Before	
0	8	12	16	32	63
	Bits 3	2-63	of R2 Before		
64			9	5	


Set Secondary ASN

F1

00016			
00010	0000000	000N New S	SASN
0	8	16	31

Trace

F1 (TRACE)




F2 (TRACG)

4-7

0111 N 1 Epoch Ix. (bits 1-7)	TOD-Clock Bits 0-47
0 4 89 16	63
	TRACG Operand (when CR0 bit 32 is zero)
TOD-Clock Bits 48-79	Model-Dependent Value (when CR0 bit 32 is one) TRACG Operand bits 16-31 (when CR0 bit 32 is one)
64	96 127
	(R1) - (R3)
128	8N+2-
Bit Meaning	

Operand of Store Clock and Store Clock Fast

(N) One less than the number of registers in the trace entry.



Note: Bit 51 of the TOD clock corresponds to one microsecond.


Operand of Store Clock Extended

Epoch Index	Time-of-Day (TOD) Clock	Programmable Field
0	8	112 127

Note: Bit 51 of the TOD clock (bit 59 of the operand) corresponds to one microsecond.

Transaction Diagnostic Block (TDB)

TBEGIN-specified TDB is the operand of the TBEGIN instruction when B1 \neq 0; Program-interruption TDB is at real locations 6,144 - 6,399.



Explanation:

1 Transaction abort codes:

2 - External interruption

4 - Non-filtered program interruption

5 - Machine-check interruption

6 - I/O interruption

7 – Fetch overflow

8 – Store overflow 9 – Fetch conflict 10 – Store conflict

rflow rflow 11 – Restricted instruction
 12 – Filtered program inter

12 – Filtered program interruption13 – Nesting depth exceeded

14 – Cache fetch-related condition

15 - Cache store-related condition

16 - Cache other condition 255 - Miscellaneous condition

>255 – TABORT instruction

TND Transaction nesting depth

Field is stored only in the TBEGIN-specified TDB; otherwise, the field is reserved. The program interruption identification is only stored for program-interruption conditions. The EAID and translation-exception identification are stored only for access-list-controlled or DAT protection, ASCE-type, page translation, region-first translation, region-second translation, region-third translation, and segment translation program-interruption conditions. The DXC is stored only for data program-exception conditions.

Guarded-Storage Facility Registers and Parameters

Guarded-Storage-Designation (GSD) Register

					Gu	ard	led	-Sto	ora	ge (Oriç	gin	(GS	30)					
0																				31
GSO (continued)	/	/	/	/	/	/	/	/	/	/	/	/	/	/	GLS	/	/		GSC	
32															53	56		58		63
Rit Meaning																				

0-J

- Guarded-storage origin (GSO), where J is 64-GSC 53-55 Guarded-load shift (GLS); valid values are 0-4
 58-63 Guarded-storage characteristic (GSC); valid va
- 58-63 Guarded-storage characteristic (GSC); valid values are 25-56

Guarded-Storage Control Block

	Reserved	
0		63
	Guarded-Storage-Designation (GSD) Register (see above)	
64		127
	Guarded-Storage-Section-Mask (GSSM) Register	
128		191
	Guarded-Storage-Event-Parameter-List-Address (GSEPLA) Register (see below)	
192		255

Guarded-Storage-Event Parameter List

			(GSE	EAN	Л					(GSE	CI					GSEAI				
Reserved	0	0	0	0	0	0	Ε	В	T X	C	0	0	0	0	0	I N	0	Т	AS	AR		
Reserved																						
Guarded-Storage-Event Handler Address (GSEHA)																						
Guarded-Storage-Event Instruction Address (GSEIA)																						
G	auai	rde	d-S	itor	age	e-E	ver	nt C)pe	ran	d A	ddre	ess	(G	SE	0/	4)					
Guarded-Storage-Event Intermediate Result (GSEIR)																						
Guarded-Storage-Event Return Address (GSERA)																						

Bits	Meaning
0-7	Reserved
8-15	Guarded-storage-event addressing mode (GSEAM)
	14 - Extended-addressing mode (E)
	15 - Basic Addressing mode (B)
16-23	Guarded-storage-event cause indication (GSECI)
	16 - CPU was in the transactional-execution mode (TX)
	17 - CPU was in the constrained transactional-execution mode (CX)
	23 - Instruction causing the event; 0-LGG, 1=LLGFSG
24-31	Guarded-storage-event access information (GSEAI)
	25 - DAT mode (copy of PSW bit 5)
	26-27 - Address-space indication (copy of PSW bits 16-17)
	28-31 - AR number (when in the AR mode; otherwise unpredictable
32-63	Reserved
64-127	Guarded-storage-event handler address (GSEHA)
128-191	Guarded-storage-event instruction address (GSEIA)
192-255	Guarded-storage-event operand address (GSEOA)
256-319	Guarded-storage-event intermediate result (GSEIR)
320-383	Guarded-storage-event return address (GSERA)

Operation-Request Block (ORB)

Command-Mode ORB

Word

vvoiu														
0			Interruption	n Parameter										
1	Key	SCMY	FPIAUBHT	LPM	L	D	0 0	0	0 0	Χ				
2	0	Channel-Program Address												
3	CS	CSS Priority Reserved CU Priority Reserved												
4		Reserved												
5			Res	erved										
6		Reserved												
7		Reserved												
	0		8	16	24					31				

Transport-Mode ORB

Word.Bit Meaning 1.0-3 (Key) Subchannel key

Word

·																						
0										lr	nte	rru	ıpti	on	Parameter							
1		Key	0	0	0	0	0	0	(0 (0	В	0	0	LPM	0	0	0	0	0	0 () X
2	0	0 Channel-Program Address																				
3		CSS Priority Reserved Reserved for Pgm. Reserved																				
4		Reserved																				
5													Re	se	rved							
6		Reserved																				
7		Reserved																				
	0						8								16	24						31

1.4	(S) Suspend control
1.5	(C) Streaming-mode control
1.6	(M) Modification control
1.7	(Y) Synchronization control
1.8	(F) CCW-format control
1.9	(P) Prefetch control
1.10	(I) Initial-status-interruption control
1.11	(A) Address-limit-checking control
1.12	(U) Suppress-suspended-interruption control
1.13	(B) Channel-Program Type
1.14	(H) Format-2-IDAW control
1.15	(T) 2K-IDAW control
1.16-23	(LPM) Logical-path mask
1.24	(L) Incorrect-length-suppression mode
1.25	(D) Modified-CCW-indirect-data-addressing control
1.31	(X) ORB-extension control
3.0-7	Channel-subsystem priority
3.16-23	Control-unit priority

Channel-Command Word (CCW)

Format-0 CCW

Co	ommand Code		Data Address							
0		8		31						
	Flags		Byte Co	ount						
32		40	48	63						
Bit	Meaning									
32	(CD) Cause	s use of data	a-address portion of next CCW							
33	(CC) Cause	s use of com	nmand code and data address of next C	CW						
34	(SLI) Cause	s suppressio	on of possible incorrect-length indication							
35	(Skip) Supp	resses trans	fer of information to main storage							
36	(PCI) Causes an intermediate-interruption condition to occur									
37	(IDA) Causes bits 8-31 of CCW to specify location of first IDAW									
38	(Suspend) ((Suspend) Causes suspension before execution of this CCW								

(MIDA) Causes bits 8-31 of CCW to specify location of first MIDAW

Format-1 CCW

39

Con	nmand Code	Flags		Byte Count	
0		8	16		31
0			Data Address		
32					63
Bit	Meaning				
8	(CD) Causes	use of data-addre	ss portion of ne	xt CCW	
9	(CC) Causes	use of command	code and data a	address of next CCW	
10	(SLI) Causes	suppression of po	ssible incorrect	-length indication	
11	(Skip) Suppre	esses transfer of ir	formation to ma	ain storage	
12	(PCI) Causes	an intermediate-i	nterruption cond	dition to occur	
13	(IDA) Causes	bits 33-63 of CCV	V to specify loca	ation of first IDAW	
14	(Suspend) Ca	auses suspension	before executio	n of this CCW	
15	(MIDA) Caus	es bits 33-63 of Co	CW to specify lo	cation of first MIDAW	

Indirect-Data-Address Word (IDAW)

Format-1 IDAW

0	Data Address
0	1 91

Format-2 IDAW

	Bits 0-31 of Data Address	
0		31
	Bits 32-63 of Data Address	
32		63

Modified-CCW-Indirect-Data-Address Word (MIDAW)

		R	eserved		
0					31
F	Reserved	Flags		Count	
32		40	48		63
		Bits 0-31	of Data Addres	s	
64					95
		Bits 32-63	of Data Addres	ss	
96					127
Bit 40 41 42 43-47	Meaning Last MIDAW Skip Data-transfe Reserved	r-interruption control			

Transport Control Word (TCW)

Word								
0	F	0 0 0 0 0 0		Flags				
1	Reserved TCCBL RW Reserved							
2	Output-Data Address							
3			Outp	ul-Dai	a Audiess			
4			Innu	t-Data	a Address			
5			шро	i-Daid	i Address			
6			Transport	Status	s-Block Address			
7			Transport	otatus	-DIOCK Addiess			
8	Transport-Command-Control-Block Address							
9		Transport-Command-Control-block Address						
10	Output Count							
11		Input Count						
12								
		Reserved						
14								
15		Interrogate-TCW Address						
	0	2	8	14 15	16 2	24	31	

	0	2	8	141516			
Word	.Bit	1	Meaning				
0.0-1		F	Format				
0.13		Input transport-indirect-data addressing (TIDA)					
0.14		7	Fransport-command-cor	ntrol-block TIDA			
0.15		(Output TIDA				
0.16-1	17	1	TIDAW Format				
1.8-13	3	(TCCBL) Transport-Con	nmand-Control-Block Length			
1.14		(R) Read Operations				
1.15		(W) Write Operations				

Transport-Indirect-Data-Address Word (TIDAW)

Flags		Flags Reserved		
0		8	31	
		Count		
32		48	63	
		Bits 0-31 of Data Address		
64			95	
		Bits 32-63 of Data Address		
96			127	
Bit	Meaning			
0	Last TIDA			
1	Skip			
2	Data-transfe	r-interruption control		


Transport Command Control Block (TCCB)

(TTIC) TIDAW Transfer In Channel Insert CBC Control

Reserved

3

5-7




Transport Command Area Header (TCAH)

Word	•	·				
0	Format		Reserved			
1		Reserved	TCAL			
2	Service-A	ction Code	Reserved	Priority		
3	Reserved					
	0	8	16	24	31	

Word.Bit Meaning
1.24-31 (TCAL) Transport-Command-Area Length

Transport-Command Area (TCA) and Transport-Command-Area Extension (TCAX)



Device-Command Word (DCW)

· · ·						
Command Code	Flags	Rese	erved Control-D	ata Count		
0	8	16	24	31		
Count						
32				63		

Bit Meaning

9 (CC) Causes use of next DCW

10 (SLI) Suppresses incorrect-length indication

Interrogate TCA



Interrogate Data

Word							
0	Format	RC	RCQ	LPM			
1	PAM	PIM	Timeout				
2	Flags	Reserved					
3		Rese	erved				
4	Ti						
5	Time						
6	Program Identifier						
7	i rogram dendiel						
8							
	Program-Dependent Data						
N							
	0	8	16	24 31			

Word.Bit	Meaning
0.8-15	(RC) Reason code
	 Interrogate reason not specified
	1 Timeout
0.16-23	(RCQ) Reason-code qualifier
	 Interrogate reason qualifier not specified
	1 Primary
	2 Secondary
0.24-31	(LPM) Logical-path mask
1.0-7	(PAM) Path-available mask
1.8-15	(PIM) Path-installed mask
2.0-7	Flags

- 0 Multipath mode
 - Program path recovery
 Critical


Transport Command Area Trailer (TCAT)

Word		
0	Reserved	
1	Write Count or Transport Count	
2	Read Count (or not present)	
	0	31

CBC-Offset Block (COB)

Vord	
0	CBC Offset 0
1	CBC Offset 1
2	
	•
	•
Ν	CBC Offset N
Υ	Reserved
	0 31

Transport Status Block (TSB)



Transport Status Header (TSH)

Word

vora							
0	Length	Flags	DCW Offset				
1	Count						
2	Reserved						
	0	8	16	31			

DCW-offset field valid 8.0 Count field valid 0.9 0.10 Cache miss 0.11 Time fields valid

0.13-15

Transport-Status Area (TSA) Format 0 TSA contents have no meaning

1 I/O-status TSA

2 Device-detected-program-check TSA


3 Interrogate TSA

I/O-Status TSA

Word 0 Device Time Defer Time 1 2 Queue Time 3 Device-Busy Time 4 Device-Active-Only Time 5 Additional Data (if present) 12 31

Device-Detected-Program-Check TSA





Word.Bit Meaning

0.24-31 (RC) Reason Code

- 0 No information
 - 1 TCCB transport failure

(RCQ) Reason-code-qualifier byte 0 (1.0-7)

- 0 No additional information
- 1 TCCB transport size error
- 2 TCCB CBC error
- 2 Invalid CBC detected on output data

RCQ word 0: Offset of first output-data byte for which error was detected RCQ word 1: Offset of last output-data byte for which error was detected

3 Incorrect TCCB length specification

RCQ byte 0

- No additional information
- 1 TCAL value not 8 greater than TCW TCCBL value
- 2 TCAL value is less than 20 or greater than 252

4 TCAH specification error

RCQ byte 0

- 0 No additional information
- 1 Format field specification error
- 2 Reserved field specification error
- 3 Service-action-code field specification error
- 5 DCW specification error

RCQ byte 0

- No additional information
- 1 Reserved field specification error
- 2 Flags field command-chaining specification error
- 3 Control-data-count field specification error
- 4 TCOB location error
- 5 TCOB duplication error
- 6 TCOB multiple-count error
- 7 TCOB direction error
- 8 TCOB chaining error
- 9 TCOB count-specification error
- 10 TTE location error
- 11 TTE duplication error
- 12 TTE CD-count specification error
- 13 TTE count specification error
- 14 TTE direction error:
- 15 TTE chaining error
- 16 TCAX specification error 6 Transfer-direction specification error

RCQ byte 0

- No additional information
- 1 Read-direction specification error
- 2 Write-direction field specification error
- 3 Read-write-conflict specification error

7 Transport-count specification error

RCQ byte 0

- No additional information
- 1 Read-count specification error
- 2 Write-count specification error
- 8 Two I/O operations active

RCQ: No additional information

9 CBC-offset specification error

RCQ word 0: Byte offset of COB CBC-offset entry

Interrogate TSA

Word

· · · · · ·							
0	Format	Flags	Control-Unit Status	Device Status			
1	Operation State		Reserved				
2							
		State-Dependent Information					
4							
5	Device-Level Identifier						
6							
	Device-Dependent Information						
12							
	0	8	16 2	24 31			

Word.Bit	Meaning
0.8	Control-u

0.8 Control-unit state valid 0.9 Device-state valid 0.10 Operation-state valid

0.16-23 (CS) Control-unit state

0 Busy


1 Recovery

2 Interrogate maximum

0.24-31 (DS) Device-unit state

- 0 Path-Group identification (in state-dependent-information field)
- 1 Long busy
- 2 Recovery
- 1.0-7 (OS) Operation state
 - 0 No I/O operation present.
 - 1 An I/O operation is present and executing.
 - 2 An I/O operation is present and awaiting completion of another operation initiated by another configuration.
 - 3 An I/O operation is present and awaiting completion of another operation initiated for the same device extent.
 - 4 An I/O operation is present and waiting to perform a device-dependent operation.

Subchannel-Information Block (SCHIB)



Path-Management-Control Word (PMCW)

Word																	
0						Inte	rru	ıpti	on	Parameter							
1	0 0	ISC	0 0 0	Ε	LM	MM	D	Т	٧	Device N	Number						
2		LPM			F	PNON	И			LPUM	PIM						
3			M	IBI						POM	PAM						
4		CHPID) - 0		CI	HPID	-1			CHPID-2	CHPID-3						
5		CHPID)-4	CHPID-5						CHPID-6	CHPID-7						
6	0 0	0 0 0	0 0 0	0	0 0	0 0	0	0	0	00000000	0 0 0 0 0 F	x s					
	0			8						16 2	24	31					

Word.Bit Meaning

1.11-12

1.2-4 (ISC) Interruption-subclass code

1.8 (E) Subchannel enabled

1.9-10 (LM) limit mode

00 No Checking

01 Data address must be ≥ limit

10 Data address must be < limit

11 Reserved

(MM) Measurement-mode enable


00 Neither mode enabled

01 Device-connect-time-measurement enabled10 Measurement-block-update enabled


11 Both modes enabled

1.13	(D) Multipath mode
1.14	(T) Timing facility available
1.15	(V) Device number valid
2.0-7	(LPM) Logical-path mask
2.8-15	(PNOM) Path-not-operational mask
2.16-23	(LPUM) Last-path-used mask
2.24-31	(PIM) Path-installed mask
3.0-15	(MBI) Measurement-block index
3.16-23	(POM) Path-operational mask
3.24-31	(PAM) Path-available mask
4.0-7	(CHPID-0) Channel-path ID for logical path 0 (typical)
6.29	(F) Measurement-block-format control
6.30	(X) Extended-measurement-word-mode enable
6.31	(S) Concurrent sense

Interruption-Response Block (IRB)



Command-Mode Subchannel-Status Word (SCSW)



Word.Bit	Meaning
0.0-3	(Key) Subchannel key
0.4	(S) Suspend control
0.5	(L) Extended-status-word format (logout stored)
0.6-7	(CC) Deferred condition code
	00 Normal I/O interruption
	01 Status in SCSW
	10 Reserved
	11 Path not operational
0.8	(F) CCW-format control
0.9	(P) Prefetch control

0.10	(I) Initial-status-interruption control	
0.11	(X) IRB-format control	
0.12	(U) Suppress-suspended-interrupt	ion control
0.13	(Z) Zero condition code	
0.14	(E) Extended control (information s	stored in ECW of IRB)
0.15	(N) Path not operational (PNOM no	onzero)
0.17-19	(FC) Function control	
	17 (40) Start, 18 (20) Halt, 19	9 (10) Clear
0.20-26	(AC) Activity control	
	20 (08) Resume pending	24 (80) Subchannel active
	21 (04) Start pending	25 (40) Device active
	22 (02) Halt pending	26 (20) Suspended
	23 (01) Clear pending	
0.27-31	(SC) Status control	
	27 (10) Alert	30 (02) Secondary
	28 (08) Intermediate	31 (01) Status pending
	29 (04) Primary	
2.0-15	Device status (0-7)	Subchannel status (8-15)
	0 (80) Attention	8 (80) Program-controlled interruption
	1 (40) Status modifier	9 (40) Incorrect length
	2 (20) Control-unit end	10 (20) Program check
	3 (10) Busy	11 (10) Protection check
	4 (08) Channel end	12 (08) Channel-data check
	5 (04) Device end	13 (04) Channel-control check
	6 (02) Unit check	14 (02) Interface-control check
	7 (01) Unit exception	15 (01) Chaining check

Transport-Mode Subchannel-Status Word (SCSW)

Word	isport-iv	100	Jе	Sub	cnani	lei	-3	ıld	lu	5 1	W	ora (S	0031	v)			
vvora											ı		-Sul	bchar	nel Co	ntrol —	
0	Key	0	L	CC	FMT	Х	Q	0	Ε	N	0	FC		AC)	SC	;
	0	4	5	6	8	11		13				17	20			27	31
1								T	CW	ΙΑ	dd	Iress					
2	Device	S	tat	us	Subcha	anı	nel	S	tatı	JS		FCX	Stati	JS	5	SCHXS	
	0				8						16				24		31

Word.Bit	Meaning		
0.0-3	(Key) Subchannel key		
0.5	(L) Extended-status-word format (ogout stored)	
0.6-7	(CC) Deferred condition code		
	00 Normal I/O interruption		
	01 Status in SCSW		
	10 Reserved		
	11 Path not operational		
0.8-10	(FMT) Format		
0.11	(X) IRB-format control		
0.12	(Q) Interrogate complete		
0.14	(E) Extended control (information	stored in ECW of IRB)	
0.15	(N) Path not operational (PNOM n	onzero)	
0.17-19	(FC) Function control		
	17 (40) Start, 18 (20) Halt, 1	9 (10) Clear	
0.20-26	(AC) Activity control		
	21 (04) Start pending	23 (01) Clear pending	
	22 (02) Halt pending	25 (40) Device active	
0.27-31	(SC) Status control		
	27 (10) Alert	30 (02) Secondary	
	28 (08) Intermediate	31 (01) Status pending	
	29 (04) Primary		

2.0-15	Device status (0-7)	Subchannel status (8-15)
	0 (80) Attention	8 (80) —
	1 (40) —	9 (40) Incorrect length
	2 (20) Control-unit end	10 (20) Program check
	3 (10) Busy	11 (10) Protection check
	4 (08) Channel end	12 (08) Channel-data check
	5 (04) Device end	13 (04) Channel-control check
	6 (02) Unit check	14 (02) Interface-control check
	7 (01) Unit exception	15 (01) Channel-subsystem retry failed
2.16-23	FCX status (16-23)	
	22 (01) TCR valid	

23 (01) TSB valid

2.24-31 (SCHXS) Subchannel-extended status

24 (80) (F) Interrogate failed

25-31 (SESQ) SCHSX qualifier

- No status available.
- 1 Storage-request limit exceeded.
- 2 Program check when not an interrogate operation, TCW read/write data count not zero, and CE only or CE+DE only status received.
- 3 Transport mode not supported by the I/O device.
- 4 Transport mode not supported by the selected channel path.
- Program check on TCW. 6
- Device-detected program check condition due to indeterminate 7 cause.
- 8 Device-detected program check.
- Program check on TIDAW failing-storage-address (FSA) valid in ESW (see below) and contains TIDAW address.
- 32 TCW access exception - FSA field valid and contains TCW address.
- 33 TSB access exception - FSA field valid and contains TSB address.
- TCCB access exception FSA field valid and contains TCCB 34 address.
- 35 TIDAW access exception - FSA field valid and contains TIDAW address
- Data access exception FSA field valid and contains address of 36 data.
- 64 Invalid CBC error on read data.
- 66 Link protocol error condition.
- 67 Device-level recovery operation failed.
- 68 IFCC due to failed device-level recovery operation - program, protection, or data check may also be set in subchannel status.
- Invalid CBC on status portion of transport response from device.
- Invalid CBC on TSB transported from device.
- Note: If FSA field valid for cases other than noted above, FSA field contains address of current TCW.

Extended-Status Word (ESW)

See chart on page 90 to determine the appropriate ESW format.

Format-0 ESW

Word

0	Subchannel Logout
1	Extended-Report Word
2	Failing-Storage Address
3	r alling-Storage Address
4	Secondary-CCW Address
	0 31

88

Format-0 ESW Word 0 (Subchannel Logout)

0	ESF	LPUM	R	FVF	SA	TC	D	Ε	Α	SC
0	1	8	16		22	24	26		28	31

Bit Meaning

24-25

1-7 (ESF) Extended-status flags (1 key check, 2 measurement-block program check, 3 measurement-block data check, 4 measurement-block protection check, 5 CCW check, 6 IDAW check, 7:0)

8-15 (LPUM) Last-path-used mask

16 (R) Ancillary Report

17-21 (FVF) Field-validity flags (17 LPUM, 18 TC, 19 SC, 20 device status, 21 CCW address)

22-23 (SA) Storage-access code (00 access type unknown, 01 read, 10 write, 11 read backward)

(TC) Termination code (00 halt signal issued, 01 stop, stack, or normal termination, 10 clear signal issued)

26 (D) Device status check

27 (E) Secondary error 28 (A) I/O-error alert

29-31 (SC) Sequence code

Format-0 ESW Word 1 (Extended-Report Word)

0	L	Ε	Α	Ρ	Т	F	S	С	R	SCNT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0			3					8		10	16															31

Bit Meaning

- (L) Request logging only
- (E) Extended-subchannel-logout pending
- 3 (A) Authorization check
- 4 (P) Path-verification-required
- 5 (T) Channel-path timeout
- 6 (F) Failing-storage-address validity
- 7 (S) Concurrent sense
- 8 (C) Secondary-CCW-address validity
- 9 (R) Failing-storage-address format (zero: 1-31 of word 2; one: words 2 and 3)
- 10-15 (SCNT) Concurrent-sense count

Format-1 ESW Word 01

0 0 0 0 0	0 0 0	LPUM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	8		16															31

Bit Meaning

8-15 (LPUM) Last-path-used mask

Format-2 ESW Word 01

0 0 0 0 0 0 0 0	LPUM	DCTI	
0	8	16	31

Bit Meaning

8-15 (LPUM) Last-path-used mask 16-31 (DCTI) Device-connect-time interval

Format-3 ESW Word 01

0 0 0	0 0 0 0 0	LPUM	Unpredictable	
0		8	16	31

Bit Meaning

8-15 (LPUM) Last-path-used mask

Word 1 is the same as word 1 of a format-0 ESW. Words 2, 3, and 4 are zeros.

Information Stored in ESW

Subc	Subchannel Conditions under which ESW Is Stored by Test Subchan- nel Instruction									
S	ubo	har	nel	-Status \	Nord	Path-Management-Con- trol Word				Status Word SW)
State A I	Fie			L Bit	Sus- pended Bit	Timing- Facility Bit	Device- Connect- Time Mea- surement- Mode Enable Bit			Contents Word 0 Byte 0 1 2 3
	-	-	0	-	*	*	*	No / Yes	U	* * * *
* * * 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0	0 0	1 0 1	1 1 1 1 1 1	1 1 1 0 0 0 0	* * * * * * * * * * * * * * * * * * * *		· · · · · · · · · · · · · · · · · · ·	No / Yes No / Yes No / Yes No / Yes No / Yes No / Yes No / Yes	0 0 0 U 3 3 1	R R R R R R R R R R R R R R R R R R R
* *	1	*	1	0	*	1	1	No Yes	1 2	ZMZZ
0 1 0 1 0 1 0 1	1 0	0	1 1 1 1	0 0 0 0	0 1 1 1	* 0 1 1 1	* * 0 1 1	No / Yes No / Yes No / Yes No Yes	U 1 1 1 2	* * * * * Z M Z Z Z M Z Z Z M D D
0 0	1 0	0	1 1 1	1 0 *	These combinations do not occur.					

Bit Meaning

- Not meaningful.
- * Bits may be zeros or ones.
- A Alert status.
- D Accumulated device-connect-time-interval (DCTI) value stored in bytes 2 and 3.
- I Intermediate status.
- L Extended-status-word format.
- M Last-path-used mask (LPUM) stored in byte 1.
- P Primary status.
- R Subchannel-logout information stored in bytes 0-3.
- S Secondary status.
- U No format defined.
- X Status pending.
- Z Bits are stored as zeros.

Extended-Control Word (ECW)

SCSW Bits		ERW				
5	14	Bit 7	ERW Bits 10-15	ECW Words 0-7		
0	0	0	Zeros	Unpredictable		
0	1	1	Number of concurrent-	Concurrent-sense information ^a		
			sense bytes ^a			
1	0	0	Zeros	Unpredictable		
1	1	0	Zeros	Model-dependent information		
1	1	1	Number of concurrent- sense bytes	Concurrent-sense information		

The contents of the ECW are specified by bits 5 and 14 of word 0 of the SCSW. The combination of SCSW bit 5 zero, SCSW bit 14 one, and ERW bit 7 zero does not occur.

Extended-Measurement Word

Word	
0	Device-Connect Time
1	Function-Pending Time
2	Device-Disconnect Time
3	Control-Unit-Queuing Time
4	Device-Active-Only Time
5	Device-Busy Time
6	Initial-Command-Response Time
7	Reserved
	0 21

Format 0 Measurement Block

Word								
0	SSCH + RSCH Count	Sample Count						
1	Device-Connect Time							
2	Function-Pending Time							
3	Device-Disconnect Time							
4	Control-Unit-Queuing Time							
5	Device-Active-Only Time							
6	Device-Busy Time							
7	Initial-Command-Response Time							
	0 16							

Format 1 Measurement Block

Word							
0	SSCH + RSCH Count						
1	Sample Count						
2	Device-Connect Time						
3	Function-Pending Time						
4	Device-Disconnect Time						
5	Control-Unit-Queuing Time						
6	Device-Active-Only Time						
7	Device-Busy Time						
8	Initial-Command-Response Time						
9	Interrupt Delay Time						
10	I/O Priority Delay Time						
11							
÷	Reserved						
15							
Į.	0 31						

Channel-Report Word (CRW)

0	SR	С	RSC	Α	0	ERC	Reporting-Source ID	l
0			4	8	10		16 31	Ī

Bit Meaning

- 1 (S) Solicited CRW
- (R) Overflow (one or more CRWs lost)
 (C) Chaining (meaningless if bit 2 is one)

Condition

- 4-7 (RSC) Reporting-source code (see Reporting-Source table)
- 8 (A) Ancillary report
- 10-15 (ERC) Error-recovery code (see Error-Recovery-Code table)
- 16-31 Reporting-source ID (see Reporting-Source table)

Error-Recovery Codes

ERC

0	0	0	0	0	1	Available
0	0	0	0	1	0	Initialized
0	0	0	0	1	1	Temporary error
0	0	0	1	0	0	Installed parameters initialized
0	0	0	1	0	1	Terminal
0	0	0	1	1	0	Permanent error with facility not initialized
0	0	0	1	1	1	Permanent error with facility initialized
0	0	1	0	0	0	Installed parameters modified

Reporting Source

The reporting-source-ID format depends on the RSC field of the channel-report word, as follows:

RSC	Reporting Source	Reporting-Source ID							
0010	Monitoring facility	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0$							
0 0 1 1	Subchannel (first or only CRW)	XXXXXXXX $XXXXXXX$							
0 0 1 1	Subchannel (chained CRW)	00000000 00880000							
0 1 0 0	Channel path	00000000 YYYYYYY							
1001	Configuration-alert facility	00000000 YYYYYYY							
1011	Channel subsystem	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $							

S = Subchannel-set identifier (SSID) when the MSS facility is installed and the CRW is chained immediately following a CRW for a subchannel.

I/O Command Codes

Standard Command-Code Assignments (CCW and DCW Bits 0-7)

xxxx 0	000	Invalid Command	mmmm	0100	Sense
mmmm m	mm mm0 1 Write (a)		0000	0100	— Basic Sense
mmmm m	nm1 0	Read (a)	1110	0100	— Sense ID
0000 0	010	— Read IPL	x x x x	1000	Transfer in channel (c)
mmmm m	nm1 1	Control	0000	1000	Transfer in channel (d)
0000 0	011	 Control no operation 	mmmm	1000	Invalid command (e)
0 1 mm 0	000	Transport (b)	mmmm	1100	Read backwards (f)
		r specific type of I/O	b DO c Fo d Fo e Fo	CW only rmat-0 CC rmat-1 CC	

Standard Meanings of Bits of First Sense Byte

o tuiit	aara moaningo or Bito or rinot	000	0 2 7 10
Bit	Designation	Bit	Designation
0	Command reject	4	Data check
1	Intervention required	5	Overrun
2	Bus-out check	6	(Device dependent)
3	Equipment check	7	(Device dependent)

X = Subchannel number

Y = Channel-path ID (CHPID)

Hexadecimal and Decimal Conversion

Use the following figure to preform hexadecimal and decimal conversions.

From hex: locate each hex digit in its corresponding column position and note the decimal equivalents. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

Note: Hexadecimal equivalents of all numbers from 0 to 255 are listed in "Character Assignments" on page 98.

					0		2	က		2	9	_	œ	စ	_		01	_	-							
			4567	Dec		Ì	.,	.,	7	4,7	9		ω	0,	10	-	12	13	14	15						
		Byte	45	Hex	0	-	2	ဇ	4	2	9	7	8	6	Α	В	O	۵	ш	ш	•					
		B		Dec	0	16	32	48	64	80	96	112	128	144	160	176	192	208	224	240						
	_		0123	Hex	0	1	2	3	4	2	9	7	8	6	Α	В	С	D	Е	F	2					
	Halfword	Byte	4567	Dec	0	256	512	298	1,024	1,280	1,536	1,792	2,048	2,304	2,560	2,816	3,072	3,328	3,584	3,840	3					
					9	_	45	Hex	0	-	2	3	4	2	9	7	8	6	A	В	၁	٥	ш	ш		
			Byte	Byte	Byte	Byte	Byte	0123	Dec	0	4,096	8,192	12,288	16,384	20,480	24,576	28,672	32,768	36,864	40,960	45,056	49,152	53,248	57,344	61,440	4
									0	Hex	0	1	2	3	4	5	9	7	8	6	Α	В	O	D	Е	F
Word			4567	Dec	0	65,536	131,072	196,608	262,144	327,680	393,216	458,752	524,288	589,824	655,360	720,896	786,432	851,968	917,504	983,040	5					
>			4	Нех	0	-	2	3	4	2	9	7	8	6	٧	В	ပ	٥	ш	ш						
		Byte	0123	Dec	0	1,048,576	2,097,152	3,145,728	4,194,304	5,242,880	6,291,456	7,340,032	8,388,608	9,437,184	10,485,760	11,534,336	12,582,912	13,631,488	14,680,064	15,728,640	9					
				Hex	0	-	2	3	4	2	9	7	8	6	Α	В	O	۵	ш	ц						
	Halfword		4567	Dec	0	16,777,216	33,554,432	50,331,648	67,108,864	83,886,080	100,663,296	117,440,512	134,217,728	150,994,944	167,772,160	184,549,376	201,326,592	218,103,808	234,881,024	251,658,240	7					
				Hex	0	-	2	3	4	2	9	7	8	6	A	В	ပ	O	ш	ш						
		Byte	0123	Dec	0	268,435,456	536,870,912	805,306,368	1,073,741,824	1,342,177,280	1,610,612,736	1,879,048,192	2,147,483,648	2,415,919,104	2,684,354,560	2,952,790,016	3,221,225,472	3,489,660,928	3,758,096,384	4,026,531,840	8					
			Bits:	Hex	0	-	2	က	4	2	9	7	80	6	¥	а	O	Ω	ш	ш						

Powers of 2 and 16

m	n	2 ^m and 16 ⁿ	Symbol
0	0	1	
1		2	
2		4 8	
4	1	° 16	
5	,	32	
6		64	
7		128	
8	2	256	
9		512	
10		1 024	K (kilo)
11	3	2 048 4 096	
13	0	8 192	
14		16 384	
15		32 768	
16	4	65 536	
17		131 072	
18		262 144	
19 20	5	524 288 1 048 576	M (moga)
20	ິນ	2 097 152	M (mega)
22		4 194 304	
23		8 388 608	
24	6	16 777 216	
25		33 554 432	
26		67 108 864	
27	-	134 217 728	
28 29	7	268 435 456 536 870 912	
30		1 073 741 824	G (giga)
31		2 147 483 648	a (giga)
32	8	4 294 967 296	
33		8 589 934 592	
34		17 179 869 184	
35		34 359 738 368	
36 37	9	68 719 476 736 137 438 953 472	
38		274 877 906 944	
39		549 755 813 888	
40	10	1 099 511 627 776	T (tera)
41		2 199 023 255 552	, ,
42		4 398 046 511 104	
43		8 796 093 022 208	
44 45	11	17 592 186 044 416 35 184 372 088 832	
45 46		70 368 744 177 664	
47		140 737 488 355 328	
48	12	281 474 976 710 656	
49		562 949 953 421 312	
50		1 125 899 906 842 624	P (peta)
51	40	2 251 799 813 685 248	
52 53	13	4 503 599 627 370 496 9 007 199 254 740 992	
53 54		9 007 199 254 740 992 18 014 398 509 481 984	
55		36 028 797 018 963 968	
56	14	72 057 594 037 927 936	
57		144 115 188 075 855 872	
58		288 230 376 151 711 744	
59		576 460 752 303 423 488	
60	15	1 152 921 504 606 846 976	E (exa)
61 62		2 305 843 009 213 693 952 4 611 686 018 427 387 904	
63		9 223 372 036 854 775 808	
00		9 223 312 030 034 113 000	

m	n											2 ^m a	and	16 ⁿ	Symbol
64	16							18	446	744	073	709	551	616	
65								36	893	488	147	419	103	232	
66								73	786	976	294	838	206	464	
67								147	573	952	589	676	412	928	
68	17							295	147	905	179	352	825	856	
69											358				
70							1	180	591	620	717	411	303	424	Z (zetta)
71								361							
72	18							722							
73								444							
74								889							
75								778							
76	19							557							
77								115							
78								231							
79	00							462							V (vette)
80	20							925						176	Y (yotta)
81								851							
82								703 406							
83 84	21							813							
85	-1							626							
86								252							
87								504							
88	22							009							
89								019							
90					1	237									(see note)
91						475									(**************************************
92	23				4	951		157							
93					9	903									
94						807									
95						614								168	
96	24				79	228	162	514	264	337	593	543	950	336	
97					158	456	325	028	528	675	187	087	900	672	
98					316	912	650	057	057	350	374	175	801	344	
99					633	825	300	114	114	700	748	351	602	688	
100	25			1	267	650	600	228	229	401	496	703	205	376	(see note)
101					535										
102					070										
103					141										
104	26			20		409									
105					564										
106					129										
107					259										
108	27					553									
109					037										(000 ==+-\
110 111				298											(see note)
112	28		5	596 102	296										
113	20			384											
114				769											
115				538											
116	29	\vdash		076				242							
117				153											
118				306											
119				613											
120	30	1												576	(see note)
121			658												
122			316												
123			633												
124	31		267												
125			535												
126		85	070	591	730	234	615	865	843	651	857	942	052	864	
127			141												
	32									607					

Note: No Système international d'unités (SI) symbols greater than Y (yotta) are defined.

Character Assignments

Cilaia	0.0.	Assigninen		T				
Dec	Hex	EBCDIC ¹	ISO-8 ²		Dec	Hex	EBCDIC ¹	ISO-8 ²
0	00	NUL	NUL	Ì	64	40	SP	@
1	01	SOH	SOH		65	41	RSP	Ā
2	02	STX	STX		66	42	â	В
3	03	ETX	ETX	ł	67	43	ä	С
4	04	SEL	EOT		68	44	à	D
5	05	HT	ENQ		69	45	á	E
6	06	RNL	ACK		70	46	ã	F
7	07	DEL	BEL		71	47	å	G
8	08	GE	BS	Ī	72	48	ç	Н
9	09	SPS	HT		73	49	ñ	1
10	0A	RPT	LF		74	4A	¢	J
11	0B	VT	VT		75	4B	,	K
12	0C	FF	FF	ł	76	4C	<	L
13	0D	CR	CR		77	4D		M
							(
14	0E	SO	SO		78	4E	+	N
15	0F	SI	SI	ļ	79	4F	I	0
16	10	DLE	DLE		80	50	&	Р
17	11	DC1	DC1		81	51	é	Q
18	12	DC2	DC2		82	52	ê	R
19	13	DC3	DC3		83	53	ë	S
20	14	RES/ENP	DC4	Î	84	54	è	T
21	15	NL	NAK		85	55	ſ	U
22	16	BS	SYN		86	56	î	V
23	17	POC			87	57	ï	w
			ETB	ŀ				
24	18	CAN	CAN		88	58	1	X
25	19	EM	EM		89	59	В	Υ
26	1A	UBS	SUB		90	5A	!	Z
27	1B	CU1	ESC		91	5B	\$	[
28	1C	IFS	IFS	Ī	92	5C	*	/
29	1D	IGS	IGS		93	5D)]
30	1E	IRS	IRS		94	5E		۸
31	1F	ITB/IUS	IUS		95	5F	,	
32	20	DS	SP	ŀ	96	60	-	-
33	21	SOS	!		97	61	/	
							Â	a
34	22	FS			98	62		b
35	23	WUS	#	ļ	99	63	Ä	С
36	24	BYP/INP	\$		100	64	À	d
37	25	LF	%		101	65	Á	е
38	26	ETB	&		102	66	Ã	f
39	27	ESC	1		103	67	Å	g
40	28	SA	(Ī	104	68	Ç	h
41	29	SFE)		105	69	Çĩ	i
42	2A	SM/SW	*		106	6A	1	j
43	2B	CSP	+		107	6B	'	k
44	2C	MFA	г	t	108	6C	%	I
			,				/0	
45	2D	ENQ	-		109	6D	-	m
46	2E	ACK			110	6E	>	n
47	2F	BEL	/	ļ	111	6F	?	0
48	30		0		112	70	Ø	р
49	31		1		113	71	É È Ë	q
50	32	SYN	2		114	72	Ê	r
51	33	IR	3		115	73	Ë	s
52	24	PP	4	İ	116	74	È	t
53	35	TRN	5		117	75	ĺ	u
54	36	NBS	6		118	76	î	v
55 55							i ï	
	37	EOT	7	ł	119	77		W
56	38	SBS	8		120	78	ì	Х
57	39	IT	9		121	79		У
58	3A	RFF	:		122	7A	:	Z
59	3B	CU3	;	1	123	7B	#	{
60	3C	DC4	<		124	7C	@	
61	3D	NAK	=		125	7D	1	}
62	3E		>		126	7E	=	~
63	3F	SUB	?		127	7F		
- 00	Ü,		· · · · · ·	ı	127		1	·

Dec	Hex	EBCDIC ¹	ISO-8 ²
128	80	Ø	
129	81	a	
130	82	b	BPH
131	83	С	NBH
132	84	d	IND
133	85	е	NEL
134	86	f	SSA
135	87	g	ESA
136	88	h	HTS
137	89	i	HTJ
138	8A	««	VTS
139	8B	»	PLD
140	8C	ð	PLU
141	8D	ý	RI
142	8E	þ	SS2
143	8F	±	SS3
144	90	0	DCS
145	91	j	PU1
146	92	k	PU2
147	93	Ī	STS
148	94	m	CCH
149	95	n	MW
150	96	0	SPA
151	97	р	EPA
152	98	q	SOS
153	99	r	
154	9A	a	SCI
155	9B	Q	CSI
156	9C	æ	ST
157	9D	,	OSC
158	9E	Æ	PM
159	9F	۵	APC
160	A0	μ	RSP
161	A1	~	i
162	A2	s	¢
163	A3	t	£
164	A4	u	ū
165	A5	V	¥
166	A6	w	
167	A7	X	§
168	A8	у	·
169	A9	Z	©
170	AA	i	ā
171	AB	i	«
172	AC	Ð	7
173	AD	Ý	SHY
174	AE	þ	®
175	AF	®	-
176	B0	٨	0
177	B1	£	±
178	B2	¥	2
179	B3		3
180	B4	©	,
181	B5	§	,
182	B6	9 ¶	μ ¶
183	B7	11 1/4	11
184	B8	1/2	
185	B9	72 3/4	1
186	BA	74 [ο .
187	BB		»
188	BC] ä	1/4
189	BD	. a	74 1/2
190	BE	,	72 3/4
			%4 ¿
191	BF	×	

Dec	Hex	EBCDIC ¹	ISO-8 ²
192	C0	{	À
193	C1	Α	Á
194	C2	В	Â
195	C3	С	Ã
196	C4	D	Ä
197	C5	E	Å
198	C6	F	Æ
199	C7	G	
200	C8	Н	Ç
201	C9	1	É
202	CA	SHY	É
203	СВ	ô	Ë
204	CC	Ö	Ī
205	CD	ò	i
206	CE	ó	î
207	CF	õ	i
208	D0	}	Đ
209	D1	J	
210	D2	K	À
		L	Ó
211	D3		Ñ Ò Ó
212	D4	M	Õ
213	D5	N	ÕÖ
214	D6	0	
215	D7	P	×
216	D8	Q	Ø
217	D9	R	Ù
218	DA	1	Ú Û
219	DB	û	Ü
220	DC	ü	Ü
221	DD	ù	Ý
222	DE	ú	Þ
223	DF	ÿ	В
224	E0	/	à
225	E1	÷	á
226	E2	S	â
227	E3	T	ã
228	E4	U	ä
229	E5	V	å
230	E6	W	æ
231	E7	X	ç
232	E8	Y	è
233	E9	Z	é
234	EA	2	ê
235	EB	Ô	ë
236	EC	Ö	ì
237	ED	Ò Ó	í
238	EE	Ó	î
239	EF	Õ	ï
240	F0	0	ð
241	F1	1	ñ
242	F2	2	ò
243	F3	3	ó
244	F4	4	ô
245	F5	5	õ
246	F6	6	Ö
247	F7	7	÷
248	F8	8	Ø
249	F9	9	ù
250	FA	3	ú
251	FB	Û	û
252	FC	Ü	ü
253	FD	Ù	ý
254	FE	Ú	þ
255	FF	EO	ÿ

Notes:

- The EBCDIC characters are based on code page 037.
- The ISO-8 controls are from ISO 6429, and the graphics are from ISO 8859-1. The ISO-8 graphics are code page 00819, named ISO/ANSI Multilingual.

Control Character Representations

	•		
ACK	Acknowledge	IT	Indent Tab
BEL	Bell	ITB	Intermediate Transmission Block
BS	Backspace	IUS	International Unit Separator
BYP	Bypass	LF	Line Feed .
CAN	Cancel	MFA	Modify Field Attribute
CR	Carriage Return	NAK	Negative Acknowledge
CSP	Control Sequence Prefix	NBS	Numeric Backspace
CU1	Customer Use 1	NL	New Line .
CU3	Customer Use 3	NUL	Null
DC1	Device Control 1	POC	Program-Operator Communication
DC2	Device Control 2	PP	Presentation Position
DC3	Device Control 3	RES	Restore
DC4	Device Control 4	RFF	Required Form Feed
DEL	Delete	RNL	Required New Line
DLE	Data Link Escape	RPT	Repeat
DS	Digit Select	SA	Set Attribute

SBS EM End of Medium Subscript EM ENP ENQ EO EOT ESC ETB Enable Presentation SEL SFE Select Enquiry Eight Ones End of Transmission Start Field Extended SI SM SO SOH Shift In Set Mode Shift Out Escape End of Transmission Block Start of Heading Start of Significance ETX End of Text SOS FF FS Form Feed SPS Superscript Field Separator STX Start of Text Graphic Escape SUB Substitute Horizontal Tab Switch

GE HT SW SYN IFS Interchange File Separator Interchange Group Separator Synchronous Idle IGS TRN Transparent INP Inhibit Presentation UBS Unit Backspace IR Index Return VT Vertical Tab WUS Word Underscore IRS Interchange Record Separator

Additional ISO-8 Control Character Representations APC Application Program Command

RPH	Break Permitted Here	PLU	Partial Line Up
CCH	Cancel Character	PM	Privacy Message
CSI	Control Sequence Introducer	PU1	Privaté Use One
DCS	Device Control String	PU2	Private Use Two
ESA	End of Selected Area	SCI	Single Character Introducer
HTJ	Character Tabulation w/ Justification	SOS	Start of String
HTS	Character Tabulation Set	SPA	Start of Guarded Area
IFS	Information Separator Four	SSA	Start of Selected Area
IGS	Information Separator Three	SS2	Single Shift Two
IND	Index	SS3	Single Shift Three
IRS	Information Separator Two	ST	String Terminator
MW	Message Waiting	STS	Set Transmit State
NBH	No Break Here	US	Information Separator One
NEL	Next Line	VTS	Line Tabulation Set
OSC	Operating System Command		

PLD

Partial Line Down

Formatting Character Representations

NSP	Numeric Space	SP	Space
RSP	Required Space	SHY	Syllable Hyphen

Two-Character BSC Data Link Controls

	EBCDIC	ASCII
ACK-0	DLE,X'70'	DLE,0
ACK-1	DLE,X'61'	DLE,1
WACK	DLE,X'68'	DLE,;
RVI	DLE.X'7C'	DLE.<


Commonly Used Editing Pattern Characters

Code (Hex)	Meaning	Code (Hex)	Meaning	
20	Digit selector	5B	Dollar sign	
21	Start of significance	5C	Asterisk	
22	Field separator	6B	Comma	
40	Blank	C3D9	CR (credit)	
4B	Period	C4C2	DB (debit)	

ANSI-Defined Printer Control Characters

(A in RECFM field of DCB)

Code	Action before Printing Record
blank	Space 1 line
0	Space 1 line Space 2 lines
-	Space 3 lines
+	Suppress space
1	Skip to line 1 on new page





File Number: S-390-00

