گزارش پروژه تمرین جبرانی پایانترم حل سوال 7 (در میانترم سوالات 6 و 5 حل شده بود)

این تمرین به صورت انفرادی انجام شده است.

سيد محمد پويان شمس الدين

كد دانشجويي: 401110812

من برای ساخت این پردازنده از 4 ماژول Memory ، RegisterFile ، ALU و در نهایت vectorproccesor ساختم. در ادامه کد های ماژول هر بخش نمایش میدهم.

ماژول ALU:

```
1
     module ALU (
2
          input clock,
3
          input operation,
          input [511 : 0] input_data_1, input_data_2,
          output reg [511 : 0] output data 1, output data 2
5
7
8
          localparam ADD = 1'b0;
9
          localparam MULL = 1'b1;
10
11
          integer i;
12
          always @(posedge clock) begin
13
14
              #3;
15
              case (operation)
16
                  ADD: begin
17
                      for (i = 1; i < 17; i = i + 1) begin
                           {output data 2[32*i-1 -: 32], output data 1[32*i-1 -: 32]} <=
18
                           input_data_1[32*i-1 -: 32] + input_data_2[32*i-1 -: 32];
19
20
                      end
21
                  end
22
23
                  MULL: begin
24
                      for (i = 1; i < 17; i = i + 1) begin
25
                           {output_data_2[32*i-1 -: 32], output_data_1[32*i-1 -: 32]} <=
                           input data 1[32*i-1 -: 32] * input data 2[32*i-1 -: 32];
26
                      end
27
28
                  end
29
          endcase
30
          end
31
32
      endmodule
33
34
```

ماژول RegisterFile :

```
module RegisterFile (
 2
          input clk,
 3
          input read, write,
4
         input read two, write two,
5
          input [1:0] address,
6
          input [511 : 0] data in,
 7
          output reg [511: 0] data out,
8
          input [511: 0] data in 1, data in 2,
9
         output reg [511: 0] data out 1, data out 2
10
11
         reg [511: 0] registers [0: 3];
12
13
          always @(posedge clk) begin
14
              #1;
15
              if (read) begin
16
                  data out <= registers[address];
17
              end
18
19
              if (read two) begin
20
                  data out 1 <= registers[0];
                  data out 2 <= registers[1];
21
22
              end
23
         end
24
25
          always @(negedge clk) begin
26
              if (write) begin
27
                  registers[address] <= data in;
28
              end
29
              if (write_two) begin
30
31
                  registers[2] <= data in 1;
                  registers[3] <= data in 2;
32
33
              end
34
          end
35
36
      endmodule
37
```

ماژول Memory :

```
module MainMemory (
2
          input clk,
3
          input read, write,
          input [4:0] address,
5
          input [511 : 0] data in,
          output reg [511: 0] data out
      );
8
          reg [31 : 0] mem [0 : 511];
9
10
          integer i:
11
12
          always @(posedge clk) begin
13
14
              if (read) begin
15
                   for (i = 1; i < 17; i = i + 1) begin
16
                       data out[32*i-1 -: 32] <= mem[16 * address + i - 1];
17
                   end
18
              end
19
          end
20
21
          always @ (negedge clk) begin
22
              if (write) begin
23
                   for (i = 1; i < 17; i = i + 1) begin
24
                       mem[16 * address + i - 1] <= data in[32*i-1 -: 32];
25
              end
26
27
          end
28
29
      endmodule
30
31
```

ماژول پردازنده آرایه ای vectorProcessor:

در این ماژول اصلی از ماژول های قبلی استفاده کردیم. ورودی operation مشخص می کند کدام یک از عملیات load store sum product انجام شود.(فایل تمام ماژول ها قرار داده شده) ولی تصویری از این ماژول در صفحه بعد قرار داده ام:

```
module VectorProcessor (
 1
           input [1:0] opcode, rf address,
 3
           input [4:0] mem_address
 4
 5
           // Initializing upcodes:
           localparam ADDITION = 0;
           localparam MULTIPLY = 1;
           localparam LOAD = 2;
10
           localparam STORE = 3;
11
12
           // Control signals:
           reg clk, mem_read, mem_write, rf_read, rf_write, read_two_regs, write_two_regs;
13
14
15
           reg [511 : 0] rf in 1, rf in 2;
17
           wire [511: 0] rf_out_1, rf_out_2;
18
19
           wire [511 : 0] mem_data_in, mem_data_out, rf_data_in, rf_data_out;
20
           // ALU Input & Outputs:
21
22
           reg [511 : 0] alu_in_1, alu_in_2;
23
           wire [511 : 0] alu_out_1, alu_out_2;
24
25
           // Instancing modules:
           ALU alu(clk, opcode[0], alu_in_1, alu_in_2, alu_out_1, alu_out_2);
MainMemory main_memory (clk, mem_read, mem_write, mem_address, mem_data_in, mem_data_out);
26
27
           RegisterFile register_file (
28
               .clk(clk),
30
               .read(rf_read),
31
               .write(rf_write),
32
               .read_two(read_two_regs),
33
               .write_two(write_two_regs),
               .address(rf_address),
34
35
               .data in (rf data in),
36
               .data_out(rf_data_out),
37
               .data_in_l(rf_in_l),
38
               .data_in_2(rf_in_2),
               .data_out_1(rf_out_1),
39
               .data_out_2(rf_out_2)
40
41
41
42
           // Doing task:
43
44
           assign mem_data_in = opcode[1] ? rf_data_out : {512{1'bz}};
45
           assign rf_data_in = opcode[1] ? mem_data_out : {512{1'bz}};
46
           always @ (posedge clk) begin
47
48
               case (opcode)
49
50
                    ADDITION, MULTIPLY : begin
                        mem read = 0; mem write = 0;
51
                        rf read = 0; rf_write = 0;
52
53
                        read two regs = 1; write two regs = 1;
54
                        #2; // 2 units delay for register_file
                        alu_in_1 <= rf_out_1;
alu_in_2 <= rf_out_2;
#2; // 2 units delay for alu</pre>
55
56
57
58
                        rf_in_1 <= alu_out_1;
59
                        rf_in_2 <= alu_out_2;
60
                        // now the data is ready for write in registerfile before negedge of clock
61
                    end
62
                    LOAD: begin
63
                        mem read = 1; mem write = 0;
64
                        rf_read = 0; rf_write = 1;
read_two_regs = 0; write_two_regs = 0;
65
66
67
68
69
                    STORE: begin
                        mem_read = 0; mem_write = 1;
70
                        rf_read = 1; rf_write = 0;
read_two_regs = 0; write_two_regs = 0;
71
72
73
74
75
               endcase
76
77
78
           initial begin
79
               clk = 1;
               forever #5 clk = ~clk;
80
81
```

ابتدا ماژول بستر آزمون را مطابق زیر تعریف می کنیم و مقدار دهی میکنیم. و حالت های خواسته شده سوال را بررسی می کنیم.

```
module TestBenchProcessor:
       reg [1 : 0] opcode, rf_address;
       reg [4 : 0] mem address;
       VectorProcessor vectorProcessor(opcode, rf address, mem address);
10
11
12
13
      initial begin
   for (i = 0; i < 32; i = i + 1) begin</pre>
           vectorProcessor.main_memory.mem[i] = i;
end
14
15
16
           for (i = 32; i < 512; i = i + 1) begin
    vectorProcessor.main_memory.mem[i] = 2 ** (i % 32);</pre>
17
18
19
            end
           #100;
20
21
           $monitor("Time: %t | opcode = %b | rf address = %d | mem address = %d"
           , Stime, opcode, rf_address, mem_address);
22
23
           $display("Doing sum on first two vectors and write Results on last two vectors :\n");
24
25
26
27
28
29
30
           opcode = 2; // Load
            rf_address = 0; mem_address = 0;
            #10:
            rf_address = 1; mem_address = 1;
            #10;
31
32
33
           opcode = 0; // Sum
           #10;
34
35
           opcode = 3; // Store
rf_address = 2; mem_address = 31;
36
37
            rf_address = 3; mem_address = 30;
38
39
40
41
            $display("\nDoing multiply on second and third vectors and write Results on 15th and 16th vectors :\n");
42
           opcode = 2; // Load
            rf_address = 0; mem_address = 20;
44
45
            #10:
            rf_address = 1; mem_address = 21;
46
47
48
49
50
            opcode = 1; // Multiply
51
52
53
54
55
56
57
58
59
            opcode = 3; // Store
rf_address = 2; mem_address = 16;
            rf address = 3; mem address = 15;
            $display("\n Results of msb sum :\n");
            for (i = 480; i < 496; i = i + 1) begin
                 $display("Reading data from address %d: %d", i, vectorProcessor.main_memory.mem[i]);
61
62
63
64
            $display("\n Results of 1sb sum :\n");
            for (i = 496; i < 512; i = i + 1) begin
    $display("Reading data from address %d: %d", i, vectorProcessor.main_memory.mem[i]);</pre>
65
66
68
69
70
71
72
73
74
75
76
77
78
            $display("\n Results of msb multiply :\n");
            for (i = 240; i < 256; i = i + 1) begin
                 Sdisplay("Reading data from address %d: %b", i, vectorProcessor.main_memory.mem[i]);
            $display("\n Results of lsb multiply :\n");
            for (i = 256; i < 272; i = i + 1) begin
                 $display("Reading data from address %d: %b", i, vectorProcessor.main_memory.mem[i]);
79
```

و نتیجه را مشاهده میکنیم:

```
Doing sum on first two vectors and write Results on last two vectors :
                       100 | opcode = 10 | rf address = 0 | mem address = 0
                       110 | opcode = 10 | rf_address = 1 | mem_address = 1
Time:
Time:
                       120 | opcode = 00 | rf address = 1 | mem address = 1
                       130 | opcode = 11 | rf address = 2 | mem address = 31
                       140 | opcode = 11 | rf_address = 3 | mem_address = 30
Time:
Doing multiply on second and third vectors and write Results on 15th and 16th vectors :
                       150 | opcode = 10 | rf address = 0 | mem address = 20
Time:
                       160 | opcode = 10 | rf_address = 1 | mem_address = 21
                       170 | opcode = 01 | rf_address = 1 | mem_address = 21
Time:
Time:
                       180 | opcode = 11 | rf_address = 2 | mem_address = 16
                       190 | opcode = 11 | rf address = 3 | mem address = 15
```

نتيجه جمع:

```
# Results of msb sum :
# Reading data from address
                                 480:
# Reading data from address
                                 481:
# Reading data from address
                                 482:
# Reading data from address
                                 483:
# Reading data from address
                                 484:
# Reading data from address
                                 485:
# Reading data from address
                                486:
# Reading data from address
                                 487:
# Reading data from address
                                 488:
# Reading data from address
                                 489:
# Reading data from address
                                 490:
# Reading data from address
                                 491:
# Reading data from address
                                 492:
# Reading data from address
                                 493:
                                              0
# Reading data from address
                                 494:
# Reading data from address
                                 495:
# Results of 1sb sum :
# Reading data from address
                                496:
                                             18
# Reading data from address
                                 497:
# Reading data from address
                                 498:
                                              20
# Reading data from address
                                 499:
# Reading data from address
                                 500:
                                              24
# Reading data from address
                                 501:
                                              26
# Reading data from address
                                502:
# Reading data from address
                                503:
                                             30
# Reading data from address
                                504:
                                              32
# Reading data from address
                                 505:
                                              34
# Reading data from address
                                  506:
                                              36
# Reading data from address
                                 507:
                                              38
# Reading data from address
                                 508:
                                             40
# Reading data from address
                                             42
# Reading data from address
                                510:
                                             44
# Reading data from address
                                511:
                                             46
```

نتبجه ضرب:

```
# Results of msb multiply :
# Reading data from address
                        # Reading data from address
                        # Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
# Reading data from address
                         254: 0000000000000000001000000000000
# Reading data from address
                         255: 0000000000000000100000000000000
# Results of 1sb multiply :
# Reading data from address
                         256: 00000000000000010000000000000000
# Reading data from address
                         257: 000000000000010000000000000000000
# Reading data from address
                         258: 000000000001000000000000000000000
                        # Reading data from address
```