

گزارش پروژه تمرین جبرانی پایانترم

حل سوال 7

(در میانترم سوالات 6 و 5 حل شده بود)

این تمرین به صورت انفرادی انجام شده است.

سید محمد پویان شمس الدین

کد دانشجویی : 401110812

من برای ساخت این پردازنده از 4 ماژول ALU ، RegisterFile ، Memory و در نهایت vectorprocessor ساختم. در ادامه کد های ماژول هر بخش نمایش میدهم.

ماژول ALU:

```
1  module ALU (  
2      input clock,  
3      input operation,  
4      input [511 : 0] input_data_1, input_data_2,  
5      output reg [511 : 0] output_data_1, output_data_2  
6  );  
7  
8      localparam ADD = 1'b0;  
9      localparam MULL = 1'b1;  
10  
11     integer i;  
12  
13     always @(posedge clock) begin  
14         #3;  
15         case (operation)  
16             ADD: begin  
17                 for (i = 1; i < 17; i = i + 1) begin  
18                     {output_data_2[32*i-1 -: 32], output_data_1[32*i-1 -: 32]} <=  
19                         input_data_1[32*i-1 -: 32] + input_data_2[32*i-1 -: 32];  
20                 end  
21             end  
22  
23             MULL: begin  
24                 for (i = 1; i < 17; i = i + 1) begin  
25                     {output_data_2[32*i-1 -: 32], output_data_1[32*i-1 -: 32]} <=  
26                         input_data_1[32*i-1 -: 32] * input_data_2[32*i-1 -: 32];  
27                 end  
28             end  
29         endcase  
30     end  
31  
32 endmodule  
33  
34
```

: RegisterFile ماژول

```
1  module RegisterFile (  
2      input clk,  
3      input read, write,  
4      input read_two, write_two,  
5      input [1 : 0] address,  
6      input [511 : 0] data_in,  
7      output reg [511 : 0] data_out,  
8      input [511 : 0] data_in_1, data_in_2,  
9      output reg [511 : 0] data_out_1, data_out_2  
10 );  
11     reg [511 : 0] registers [0 : 3];  
12  
13     always @(posedge clk) begin  
14         #1;  
15         if (read) begin  
16             data_out <= registers[address];  
17         end  
18  
19         if (read_two) begin  
20             data_out_1 <= registers[0];  
21             data_out_2 <= registers[1];  
22         end  
23     end  
24  
25     always @(negedge clk) begin  
26         if (write) begin  
27             registers[address] <= data_in;  
28         end  
29  
30         if (write_two) begin  
31             registers[2] <= data_in_1;  
32             registers[3] <= data_in_2;  
33         end  
34     end  
35  
36 endmodule  
37
```

ماژول Memory :

```
1 module Memory (  
2     input clk,  
3     input read, write,  
4     input [4 : 0] address,  
5     input [511 : 0] data_in,  
6     output reg [511 : 0] data_out  
7 );  
8     reg [31 : 0] mem [0 : 511];  
9  
10    integer i;  
11  
12    always @(posedge clk) begin  
13        #1;  
14        if (read) begin  
15            for (i = 1; i < 17; i = i + 1) begin  
16                data_out[32*i-1 -: 32] <= mem[16 * address + i - 1];  
17            end  
18        end  
19    end  
20  
21    always @(negedge clk) begin  
22        if (write) begin  
23            for (i = 1; i < 17; i = i + 1) begin  
24                mem[16 * address + i - 1] <= data_in[32*i-1 -: 32];  
25            end  
26        end  
27    end  
28  
29 endmodule  
30  
31
```

ماژول پردازنده آرایه ای vectorProcessor:

در این ماژول اصلی از ماژول های قبلی استفاده کردیم. ورودی operation مشخص می کند کدام یک از عملیات load store sum product انجام شود. فایل تمام ماژول ها قرار داده شده (ولی تصویری از این ماژول در صفحه بعد قرار داده ام:

```

14 module VectorProcessor (
2     input [1 : 0] opcode, regAddress,
3     input [4 : 0] memoryAddress
4 );
5     localparam ADD = 0; localparam MUL = 1; localparam LOAD = 2; localparam STORE = 3;
6     reg clk, mem_read, mem_write, reg_read, reg_write, readTwo, writeTwo;
7
8     reg [511 : 0] registerin1, registerin2; wire [511 : 0] registerout1, registerout2; wire [511 : 0] memoryDataIn, memoryDataOut, registerDataIn, registerDataOut;
9     reg [511 : 0] AluIN1, AluIN2;
10    wire [511 : 0] AluOut1, AluOut2;
11
12    ALU alu(clk, opcode[0], AluIN1, AluIN2, AluOut1, AluOut2);
13    Memory memory (clk, mem_read, mem_write, memoryAddress, memoryDataIn, memoryDataOut);
14    RegisterFile register_file (
15        .clk(clk), .read(reg_read), .write(reg_write), .read_two(readTwo), .write_two(writeTwo),
16        .address(regAddress), .data_in(registerDataIn), .data_out(registerDataOut), .data_in_1(registerin1), .data_in_2(registerin2),
17        .data_out_1(registerout1), .data_out_2(registerout2)
18    );
19
20    assign memoryDataIn = opcode[1] ? registerDataOut : {512{1'bz}};
21    assign registerDataIn = opcode[1] ? memoryDataOut : {512{1'bz}};
22
23    always @(posedge clk) begin
24        case (opcode)
25
26            ADD, MUL : begin
27                mem_read = 0; mem_write = 0;
28                reg_read = 0; reg_write = 0;
29                readTwo = 1; writeTwo = 1;
30                #2;
31                AluIN1 <= registerout1;
32                AluIN2 <= registerout2;
33                #2;
34                registerin1 <= AluOut1;
35                registerin2 <= AluOut2;
36            end
37
38            LOAD: begin

```

```

39                mem_read = 1; mem_write = 0;
40                reg_read = 0; reg_write = 1;
41                readTwo = 0; writeTwo = 0;
42            end
43            STORE: begin
44                mem_read = 0; mem_write = 1;
45                reg_read = 1; reg_write = 0;
46                readTwo = 0; writeTwo = 0;
47            end
48
49        endcase
50    end
51
52    initial begin
53        clk = 1;
54        forever #5 clk = ~clk;
55    end
56
57 endmodule

```

ابتدا برای اینکه مشاهده کنیم پردازنده به درستی کار میکند برای پردازنده یک ماژول بستر از مون طراحی میکنیم که مقداری را در حافظه مقداردهی شود سپس با عملیات load از حافظه به رجیستر منتقل میکنیم و سپس عملیات جمع و ضرب را انجام می دهیم. در اخر نتیجه را store میکنیم و از روی آدرس حافظه نتیجه ضرب و جمع را می خوانیم. قسمتی از ماژول را مشاهده میکنیم:

(فایل کامل همه ماژول ها قرار داده شده است)

```
18 //load
19 opcode = 2;
20 regAddressss = 0; memoryAddress = 0;
21 #10;
22 regAddressss = 1; memoryAddress = 1;
23 #10;
24 //sum
25 opcode = 0;
26 #10;
27 //store
28 opcode = 3;
29 regAddressss = 2; memoryAddress = 31;
30 #10;
31 regAddressss = 3; memoryAddress = 30;
32 #10;
33 //load
34 opcode = 2;
35 regAddressss = 0; memoryAddress = 20;
36 #10;
37 regAddressss = 1; memoryAddress = 21;
38 #10;
39 //multiply
40 opcode = 1;
41 #10;
42 //store
43 opcode = 3;
44 regAddressss = 2; memoryAddress = 16;
45 #10;
46 regAddressss = 3; memoryAddress = 15;
47 #10;
48
```

و نتیجه هرکدام را مشاهده میکنیم:

نتیجه جمع:

```
#
# Reading the result of sum answer from adress:
#
# ADDRESS      496:      16
# ADDRESS      497:      18
# ADDRESS      498:      20
# ADDRESS      499:      22
# ADDRESS      500:      24
# ADDRESS      501:      26
# ADDRESS      502:      28
# ADDRESS      503:      30
# ADDRESS      504:      32
# ADDRESS      505:      34
# ADDRESS      506:      36
# ADDRESS      507:      38
# ADDRESS      508:      40
# ADDRESS      509:      42
# ADDRESS      510:      44
# ADDRESS      511:      46
#
```

نتیجه ضرب:

```
#
# Reading the result of multiplication answer from address :
#
# ADDRESS      240: 00000000000000000000000000000000
# ADDRESS      241: 00000000000000000000000000000000
# ADDRESS      242: 00000000000000000000000000000000
# ADDRESS      243: 00000000000000000000000000000000
# ADDRESS      244: 00000000000000000000000000000000
# ADDRESS      245: 00000000000000000000000000000000
# ADDRESS      246: 00000000000000000000000000000000
# ADDRESS      247: 00000000000000000000000000000000
# ADDRESS      248: 00000000000000000000000000000001
# ADDRESS      249: 000000000000000000000000000000100
# ADDRESS      250: 0000000000000000000000000000010000
# ADDRESS      251: 000000000000000000000000000001000000
# ADDRESS      252: 0000000000000000000000000100000000
# ADDRESS      253: 000000000000000000000000010000000000
# ADDRESS      254: 000000000000000000000001000000000000
# ADDRESS      255: 0000000000000000000100000000000000
# ADDRESS      256: 0000000000000000010000000000000000
# ADDRESS      257: 0000000000000000010000000000000000
# ADDRESS      258: 000000000000000001000000000000000000
# ADDRESS      259: 0000000001000000000000000000000000
# ADDRESS      260: 0000000100000000000000000000000000
# ADDRESS      261: 0000010000000000000000000000000000
# ADDRESS      262: 0001000000000000000000000000000000
# ADDRESS      263: 0100000000000000000000000000000000
# ADDRESS      264: 0000000000000000000000000000000000
# ADDRESS      265: 0000000000000000000000000000000000
# ADDRESS      266: 0000000000000000000000000000000000
# ADDRESS      267: 0000000000000000000000000000000000
# ADDRESS      268: 0000000000000000000000000000000000
# ADDRESS      269: 0000000000000000000000000000000000
# ADDRESS      270: 0000000000000000000000000000000000
# ADDRESS      271: 00000000000000000000000000000000
# Break in Module TB at C:/Users/pouyn/OneDrive/Desktop/code-Q7,
```