Speeding up Translation with a TLB


- Page table entries (PTEs) are cached in L1 like any other memory word
 - PTEs may be evicted by other data references

 Assignment Project Exam Help

 PTE hit still requires a small L1 delay
- Solution: Translation Location Location
 - Small hardware cache in MMU Add WeChat powcoder Maps virtual page numbers to physical page numbers


 - Contains complete page table entries for small number of pages

TLB Hit



A TLB hit eliminates a memory access

TLB Miss



A TLB miss incurs an additional memory access (the PTE)

Fortunately, TLB misses are rare. Why?