# 211: Computer Architecture Spring 2021

Instructor, Espinent Project Exam Help

https://powcoder.com Topics:

Digital Logic
 Add WeChat powcoder
 Reading material available on Sakai

### **Logic Design**

Assignment Project Exam Help
How does your processor perform various operations?
https://powcoder.com

Add WeChat powcoder


# **Logic Gates**

Transition from representing information to implementing them

Logic gates are simple digital circuits. Assignment Project Exam Help

- Take one or more binary inputs
- Produce a binahttostp/powcoder.com
- Truth table: relationship between the input and the output Add WeChat powcoder

#### **Not Gate**



### **AND Gate**


A	В	Two inputs, One output
0	0	0
0	1	Result is 1 only if both the
1	0	0 Assignment Project Exam Help inputs are 1.
		1 https://powcoder.com

Add WeChat powcoder


#### **OR Gate**

# **Logical Completeness**

Can implement ANY truth table with AND, OR, NOT.



#### **NAND** and **NOR** Gate



### **Beneath the Digital Abstraction**

#### A digital system uses discrete values

Represent it with continuous variables (eg, voltage), handle noise

Use transistors to implement logical functions: AND, OR, NOT Digital symbols: Assignment Project Exam Help

recall that we assign a range of analog voltages to each digital (logic) symbol ps.://powcoder.com



- assignment of voltage ranges depends on electrical properties of transistors being used
  - typical values for "1": +5V, +3.3V, +2.9V
  - from now on we'll use +2.9V

# Transistor: Building Block of Computers

Microprocessors contain millions (billions) of transistors

- Intel Pentium 4 (2000): 48 million
- IBM PowerPC 750FX (2002): 38 million
- IBM/Apple Assiven Proceeds R2003 to 48 xm it in oHelp

Logically, each transistor astronomy.

Combined to implement logic functions Add WeChat powcoder

• AND, OR, NOT

Combined to build higher-level structures


Adder, multiplexer, decoder, register, ...

Combined to build processor

# **DeMorgan's Law**

Converting AND to OR (with some help from NOT)

Consider the following gate:



Same as A+B!

# NAND and NOR Functional Completeness


Any gate can be implemented using either NOR or NAND gates.


Why is this important?


• When building a mental pall of the same gates.

https://powcoder.com

Add WeChat powcoder








# More than 2 Inputs?

AND/OR can take any number of inputs.

- AND = 1 if all inputs are 1.
- OR = 1 if any input is 1.
- Similar for NAMENT Project Exam Help

Can implement with multiple two-input gates or with single CMOS circuit.



# **Circuit Design**


Have a good idea. What kind of circuit might be useful?

Derive a truth table for this circuit

Derive a Boolean expression for the truth table Assignment Project Exam Help

Build a circuit given the Boolean expression

- Building the circuit involves mapping the Boolean expression to actual gates. This part is easy we chat powcoder
- Deriving the Boolean expression is easy. Deriving a good one is tricky.




Assignment Project Exam Help

https://powcoder.com


Add WeChat powcoder

Given a circuit, isolate the rows in which the output of the circuit should be true



Given a circuit, isolate that rows in which the output of the circuit should be true

A product term that contains exactly one instance of every variable is called a minterm



Given the expressions for each row, build a larger Boolean expression for the entire table.

This is a sum-of-products (SOP) form.

### **Canonical Forms**

#### We have studied two canonical forms

- 1. Sum of Products (SoP)
- Product of Sums (PoS)

How to convert to SAPstragn Help

How to convert to PoS from SoP (complement, multiply through, complement via DeMorgan's) <a href="https://powcoder.com">https://powcoder.com</a>

Note: 
$$X' = \overline{X}$$
 Add WeChat powcoder

$$F = Y'Z' + XY'Z + XYZ'$$

$$F' = (Y+Z)(X'+Y+Z')(X'+Y'+Z)$$


$$= YZ + X'Y + X'Z \quad \text{(after lots of simplification)}$$

$$F = (Y'+Z')(X+Y')(X+Z')$$

### **Formal Definition of Minterms**

e.g., Minterms for 3 variables A,B,C

Α	В	С	minterm	
0	0	0	m0 ĀBŌ	<ul> <li>A product term in which all variables</li> <li>appear once, either complemented or</li> </ul>
0	0	1	Assignment Pi	appear once, either complemented or uncomplemented (i.e., an entry in the
0	1	0	m2 ĀÞĀttps://pov	truth table). wcoder.com
0	1	1	m3 ĀBC	• Each minterm evaluates to 1 for
1	0	0	m4 ABC	exactly one variable assignment, 0 for
1	0	1	m5 ABC	an others.
1	1	0	m6 ABC	Denoted by mX where X corresponds
1	1	1	m7 ABC	<ul> <li>Juncomplemented (i.e., an entry in the truth table).</li> <li>WCOGET.COM</li> <li>Each minterm evaluates to 1 for exactly one variable assignment, 0 for all others.</li> <li>Denoted by mX where X corresponds to the variable assignment for which mX = 1.</li> </ul>




#### Finally build the circuit.


- Problem: SOP forms are often not minimal.
- Solution: Make it minimal. We'll go over two ways.

# First Approach: Algebraic

#### Simply use the rules of Boolean logic




#### The Result



#### **Decoder**


#### *n* inputs, 2<sup>n</sup> outputs

exactly one output is 1 for each possible input pattern



#### **Decoder Circuits**


Converts n-bit input to m-bit output, where  $n \le m \le 2^n$ 



"Standard" Decoder:  $i^{th}$  output = 1, all others = 0, where i is the binary representation of the input (ABC)


### **Decoder Example**

Converts n-bit input to m-bit output, where  $n \le m \le 2^n$ 




"Standard" Decoder:  $i^{th}$  output = 1, all others = 0, where i is the binary representation of the input (ABC)

### **Internal 2:4 Decoder Design**




© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

### 2:4 Decoder from 1:2 Decoders



Can build 2:4 decoder out of two 1:2 decoders (and some additional circuitry)

### **Hierarchical 3:8 Decoder**



### **Encoder: Inverse of Decoder**

Inverse of decoder: converts m bit input to n bit output

$$(n \le m)$$

TABLE 3-7
Truth Table for Octal-to-Binary Encoder
ASSIGNMENT Project Exam Help
Inputs
Outputs


<b>D</b> <sub>7</sub>	D <sub>6</sub>	<b>D</b> <sub>5</sub>	hftr	os <sup>n</sup> //	yoq	vco	der.	com	<b>A</b> <sub>1</sub>	<b>A</b> <sub>0</sub>
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	Ad	d∘W	eC.	hat	pow	code	11	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

### Multiplexer (MUX)


*n*-bit selector and  $2^n$  inputs, one output

output equals one of the inputs, depending on selector




# Multiplexers (Muxes)

Combinational circuit that selects binary information from many inputs to one output



### **Functions with Decoders or Muxes**

• e.g., 
$$F = A\overline{C} + BC$$



Decoder: OR minterms for which F should evaluate to 1

MUX: Feed in the value of F for each minterm


### Can we do it a Smaller Mux?

Can actually use a smaller mux with a trick:

$$F = A\overline{C} + BC$$

Look at the rows below, A & B have the same value, C iterates between 0 & 1


For the pair of rows stigithment of the pair of th



### **Another Example**

• e.g., 
$$F = \overline{AC} + \overline{BC} + \overline{AC}$$

### Assignment Project Exam Help



#### Where are we?

#### We have already seen

- -- Basic gates: AND, NOT, OR
- -- Building blocks: Decoder and Multiplexer Help
- Implement circuits from truth tables

   https://powcoder.com

   We know: (a) minterm (b) Sum of products
- -- We know basic identities Add WeChat powcoder

## Implement A+B

#### With Multiplexers

(1) Using 2:1 mux. Assignment Project Exam Help

(2) Using 4:1 mux

https://powcoder.com

Add WeChat powcoder

With Decoders

(1) Using a 2:4 decoder

37

#### **Half Adder**

Add two bits and produce a sum and a carry.


How do we go about building the circuit? Help

https://powcoder.com

Add WeChat powcoder

#### **Full Adder**


Add two bits and carry-in, produce one-bit sum and carry-out.



A	В	C <sub>in</sub>	S	$C_{ou}$
				t
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1
			l	

39

#### **Four-bit Adder**




## Karnaugh Maps or K-Maps

K-maps are a graphical technique to view minterms and how they relate.


The "map" is a diagram made up of squares, with each square representing a Airgignmietter Project Exam Help

Minterms resulting into "1"/pre-marked "1", all others are marked "0"

Add WeChat powcoder



Add WeChat powcoder




#### Add WeChat powcoder

Α	В	Output
0	0	0
0	1	1
1	0	0
1	1	1

a₹	0	1	
0			
1			1

43




#### Add WeChat powcoder


Α	В	Output
0	0	0
0	1	1
1	0	0
1	1	1

a₹	0	1
0	0	1
1	0	1


44

## **Finding Commonality**






## Finding the "best" solution



Grouping become simplified products.

Both are "correct". "A+B" is preferred.

#### **Simplify Example**




https://powcoder.com


Add WeChat powcoder


47

## **Simplify Example**





https://powcoder.com








- Note in higher maps, several variables occupy a given axis
- The sequence of Asian of the way of the Sequence.
- Grey code is a number system where two successive values differ only by 1-bit
















ohttps://poweoder.com+abc+abc+abc




Out=
$$\overline{A}$$
+B




Assignment Project Exam Help


https://powcoder.com








#### Back to our earlier example.....




The K-map and the algebraic produce the same result.

#### Up... up... and let's keep going





#### Few more examples



Rutgers University David Menendez 57

#### Few more examples






Out= 
$$\overline{AC}$$
 +  $\overline{AD}$  +  $\overline{BC}$  +  $\overline{BD}$ 

#### **Don't Care Conditions**

- Suppose we know that a disallowed input combo is A=1, B=0
- Can we replace F with a simpler function G whose output matches for all inputs we do care about?

  ASSIGNMENT Project Exam Help


  • Let H be the function with Don't-care conditions for obsolete inputs




- Both F & G are appropriate functions for H
- G can substitute for F for valid input combinations

# **Don't Cares can Greatly Simplify Circuits**


Sometimes "don't cares" greatly simplify circuitry



## **Design Example**





## **Design Example**



## **Design Example**

We will do f, but you should be able to design a-e as well





Rutgers University David Menendez

63

#### **Combinational Circuits**

#### Stateless circuits

Outputs are function of inputs only Assignment Project Exam Help

https://powcoder.com



#### Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

Time and State

#### SEQUENTIAL CIRCUITS

# How are Sequential Circuits different from Combinational Circuits?

Outputs of sequential logic depend on both current and prior values – it has memory

Assignment Project Exam Help

**Definitions:** 

State: all the information: about a client explain its future

behavior

Add WeChat powcoder

Latches and flip-flops: state elements that store one bit of state

Synchronous sequential elements: combinational logic followed by a bank of flip-flops

#### **Enabler Circuits**

Output is "enabled" (F=A) only when input 'ENABLE' signal is asserted (EN=1)



https://powcoder.com



EN	F
0	1
1	Α


© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

#### **Bistable Circuits**

Fundamental building blocks of other elements

No inputs


Two outputs (Qand Q')
Assignment Project Exam Help



## **Bistable Circuit Analysis**


#### Consider all the cases

Consider the two possible cases:




Bistable circuit stores 1 bit of state (Q, or Q')
But there are no inputs to control state

#### **Set/Reset Latch**



# S/R Latch Analysis

• S = 1, R = 0: then Q = 1



• S = 0, R = 1: then Add WeChat powcoder




$$\begin{array}{c|c}
R & 1 & 1 & 0 & 0 \\
\hline
1 & N1 & 0 & 0 & Q \\
\hline
S & 0 & N2 & 0 & 1 & Q
\end{array}$$




Copyright @ 2007 Elsevier

# S/R Latch Analysis

• S = 0, R = 0: then  $Q = Q_{prev}$ 



• S = 1, R = 1: then Addan We Chat powcoder



Q=`Q Invalid state

Copyright @ 2007 Elsevier


# S/R Latch Symbol

Set operation – makes output 1 (S = 1, R = 0, Q = 1)

Reset operation – makes output 0 (S = 0, R = 1, Q = 0)

What about invalid state? (S=1, R=1)
Assignment Project Exam Help

https://powcoder.com SR Latch Add We@hat powcoder



### D Latch


Two inputs (C and D)

C: controls when the output changes


D (data input): controls what the output changes to Assignment Project Exam Help

When C = 1, D passes through to Q (transparent latch) <a href="https://powcoder.com">https://powcoder.com</a>
When C = 0, Q holds previous value (opaque latch)

Add WeChat powcoder



### **D Latch Internal Circuit**



Copyright @ 2007 Elsevier

### **How to Coordinate with Multiple Components?**

But how do we coordinate computations and the changing of state values across lots of different parts of a circuit?


We use CLOCKING (eg. 2.6GHz clock on Intel processors)

On each clock pulse, to in latches performed, and results stored in latches Add We Chat powcoder

How to introduce clocks into latches?


# Flip-flops: Latches on a Clock

A straightforward latch is not safely synchronous (or predictably synchronous)



Flip-flops designed so that outputs will NOT change within a single clock pulse

### D Flip-Flop



When CLK is 0

• master is enabled (N1 obtains the value input to the master)

slave is disabled (Old output is still output)

#### When CLK is 1

- then master is disabled (N1 is the old value)
- Slave is enabled, it copies N1 into output

# **D Flip-Flop Summary**

Two inputs: Clk, D


#### **Function**

- The flip-flop samples D on rising clock edge
- · When clock godes signment Praises Exam Help
- Otherwise, Q holds its value/powcoder.com
- Q only changes on rising clock edge


• Flip-flop is called "edge-triggered bedayse the activated only on the clock edge


D Flip-Flop

**Symbols** 




### Flip-Flop versus Latch






Latch outputs change at any time, flip-flops only during clock transitions

### Registers




Copyright @ 2007 Elsevier


### **Finite State Machines**



# **Traffic Light Controller Example**




# **FSM State Transition Diagram**



### **FSM State Transition Table**


State transitions from diagram can be rewritten in a state transition table

(S = current state, S' = next state)



### **Encoded State Transition Table**

After selecting a state encoding, the symbolic states in the transition table can be realized with current state/next state bits



Current State	Encoded	Current State	7a Chou	ts 1 100	Next State	Encoded	Next State
s	S1	Aug V	TATIO	II PO	WCQde1	S1'	SO'
AGreen	0	0	0	X	AYellow	0	1
AGreen	0	0	1	X	AGreen	0	0
AYellow	0	1	X	X	BGreen	1	0
BGreen	1	0	X	0	BYellow	1	1
BGreen	1	0	X	1	BGreen	1	0
BYellow	1	1	X	X	AGreen	0	0

### **Computing Next State Logic**

Current State	Encoded Current State		Inputs		Next State	Encoded Next State	
s	S1	S0	TA	ТВ	S'	S1'	SO'
AGreen	0	0	0	X	AYellow	0	1
AGreen	0	0	1	X	AGreen	0	0
AYellow	<b>1</b> 000	1	4 Dino	X	BGreen	To12	0
BGreen	A <sub>SS</sub> 1	giililei	it P <sub>x</sub> ro	jegi	Exam F	ieip	1
BGreen	1	0	X	1	BGreen	1	0
BYellow	1	https://	powe	code	r.com	0	0

Add WeChat powcoder From K-maps, figure out expressions for the next state:

$$S_1' = S_1 \oplus S_0$$
  
$$S_0' = \overline{S_1} \, \overline{S_0} \, \overline{T_A} + S_1 \, \overline{S_0} \, \overline{T_B}$$

# **FSM Output Table**

FSM output logic is computed in similar manner as next state logic

In this system, output is a function of current state (Moore machine)


Alternative – Mealy machine (output function of both current state and inputs, though we won't cover this pipoless) Exam Help

output encoding https://powcod						output truth table					
Output	Enco	oding	ups.//p	owco	UCI	ate	LA		L	.В	
Green	0	0		State	S1	S0	LA1	LA0	LB1	LB0	
Yellow	0	<sub>1</sub> A	dd We	echat	pov	VCOC	er <sub>0</sub>	0	1	0	
Red	1	0		AYellow	0	1	0	1	1	0	
1	1			BGreen	1	0	1	0	0	0	
				BYellow	1	1	1	0	0	1	
• Computo	ot-0.	.+ b:+a	as function	on of oto	+a b:+a			7			

Compute output bits as function of state bits

$$L_{A1} = S_1; L_{A0} = \overline{S_1} S_0$$
  
 $L_{B1} = \overline{S_1}; L_{B0} = S_1 S_0$ 

# **State Register: Assume D-FF**




# **FSM: Figure out Next State Logic**

$$S_1' = S_1 \oplus S_0$$

$$S_0' = \overline{S_1} \, \overline{S_0} \, \overline{T_A} + S_1 \, \overline{S_0} \, \overline{T_B}$$


### Assignment Project Exam Help



inputs next state logic

# **FSM: Figure out Output Logic**

$$L_{A1} = S_1; L_{A0} = \overline{S_1} S_0$$
  
 $L_{B1} = \overline{S_1}; L_{B0} = S_1 S_0$ 




## **FSM Example 2**

Design an FSM that detects a stream of three or more consecutive 1s on an input stream

Input: Assignment Project Foxam Hedp1 ...

Add WeChat powcoder

## Finite State Machine for the 3 1's problem



### **FSM Truth Table**

Truth Table for Next State (AN and BN are next states)

```
A B X AN BN

0 0 0 0 0 0

0 Assignment Project Exam Holp

1 0 0 0 0

1 https://powcodericom


1 1 0 0 0

Add WeChat powcoder

1 Add WeChat powcoder
```

Enc	odin	g	
	A	В	We need true bits
S0	0	0	We need two bits
S1	0	1	to encode 4 states
S2	1	0	(lots call those bits A & D)
S3	1	1	(lets call these bits A & B)

## **FSM** with D-Flip Flops




$$A' = A X + B X = (A + \overline{B}) X$$

#### Truth Table for Output

### **FSM Circuit**

$$A' = A X + B X = (A + B) X$$
  
$$B' = A X + \overline{B} X = (A + \overline{B}) X$$



### **Backup**

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

## n-type MOS Transistor


### MOS = Metal Oxide Semiconductor

two types: n-type and p-type

### n-type

• when Gate has positive voltage, Exam Help short circuit between #1 and #2 https://bowcoder.com

when Gate has zero voltage,
 open circuit between #/earloa#2powcod Gate = 1



# p-type MOS Transistor

# p-type is complementary to n-type when Gate has positive voltage, open circuit between #1 and #2 • when Gate has granney of the short circuit between #1 and #2 #2 https://powcoder.com #1 Gate Gate = 0#2

### **CMOS Circuit**

### **Complementary MOS**

Uses both n-type and p-type MOS transistors

- p-type
  - Attachessignmente Project Exam Help
  - Pulls output voltage UP when input is zero https://powcoder.com
- n-type
  - Attached to A WeChat powcoder
  - Pulls output voltage DOWN when input is one

MOS transistors are combined to form Logic Gates

For all inputs, make sure that output is either connected to GND or to +, but not both!

### **Inverter (NOT Gate)**

