Assignment Project Exam Help

IA-32/Architecture

COMSC 260

Add WeChat powcoder

### **Outline**

- Intel Microprocessors
- IA-32 Registers Assignment Project Exam Help
- Instruction Execution Cycle https://powcoder.com
- IA-32 Memory Management

Add WeChat powcoder

# **Intel Microprocessors**

- Intel introduced the 8086 microprocessor in 1979
- 8086, 8087, 8088, and 80186 processors . Assignment Project Exam Help
  - 16-bit processors with 16-bit registers
  - 16-bit data bus and 20-bit addtepsbuspowcoder.com
    - Physical address space = 2<sup>20</sup> bytes = 1 MB
  - 8087 Floating-Point co-processor WeChat powcoder
  - Uses segmentation and real-address mode to address memory
    - Each segment can address 2<sup>16</sup> bytes = 64 KB
  - 8088 is a less expensive version of 8086
    - Uses an 8-bit data bus
  - 80186 is a faster version of 8086

### Intel 80286 and 80386 Processors

- 80286 was introduced in 1982

  - 24-bit address bus  $\Rightarrow$  224 bytes = 16 MB address space Introduced protected mode Assignment Project Exam Help
    - Segmentation in protected mode is different from the real mode nttps://powcoder.com
- 80386 was introduced in 1985
  - First 32-bit processor with 32-bit general photographer
  - First processor to define the IA-32 architecture
  - 32-bit data bus and 32-bit address bus
  - $2^{32}$  bytes  $\Rightarrow$  4 GB address space
  - Introduced paging, virtual memory, and the flat memory model
    - Segmentation can be turned off

### Intel 80486 and Pentium Processors

- 80486 was introduced 1989

  - Improved version of Intel 80386
     On-chip Floating-Point unit (Dx versions)

    Project Exam Help
  - On-chip unified Instruction/Data Cache 18 Coder.com
  - Uses Pipelining: can execute up to 1 instruction per clock cycle
- Pentium (80586) was introduced in We Shat powcoder
  - Wider 64-bit data bus, but address bus is still 32 bits
  - Two execution pipelines: U-pipe and V-pipe
    - Superscalar performance: can execute 2 instructions per clock cycle
  - Separate 8 KB instruction and 8 KB data caches
  - MMX instructions (later models) for multimedia applications

# **Intel P6 Processor Family**

- P6 Processor Family: Pentium Pro, Pentium II and III
- Pentium Pro was introduced in 1995
   Assignment Project Exam Help
   Three-way superscalar: can execute 3 instructions per clock cycle

  - 36-bit address bus ⇒ up thtogs prophysical address space
  - Introduced dynamic execution
    - Out-of-order and speculative execution We Chat powcoder
  - Integrates a 256 KB second level L2 cache on-chip
- Pentium II was introduced in 1997
  - Added MMX instructions (already introduced on Pentium MMX)
- Pentium III was introduced in 1999
  - Added SSE instructions and eight new 128-bit XMM registers

### Pentium 4 and Xeon Family

- Pentium 4 is a seventh-generation x86 architecture
  - Introduced in 2000
  - · New micra-architecture designed lied intelligents
  - Very deep instruction pipeline, scaling to very high frequencies <a href="https://pow.coder.com">https://pow.coder.com</a>
     Introduced the SSE2 instruction set (extension to SSE)
  - - Tuned for multimedia and operating on the 128-bit XMM registers
- In 2002, Intel introduced Hyper-Threading technology
  - Allowed 2 programs to run simultaneously, sharing resources
- Xeon is Intel's name for its server-class microprocessors
  - Xeon chips generally have more cache
  - Support larger multiprocessor configurations

### Pentium-M and EM64T

- Pentium M (Mobile) was introduced in 2003
  - Designed for low-power laptop computers
  - Modified version of Pentassignmenta Porgimet Efficiency Help

  - Large second-level cache (2 MB on later models)
     Runs at lower clock than Pentium 4, but with better performance
- Extended Memory 64-bit Technology (EM64T) powcoder
  - Introduced in 2004
  - 64-bit superset of the IA-32 processor architecture
  - 64-bit general-purpose registers and integer support
  - Number of general-purpose registers increased from 8 to 16
  - 64-bit pointers and flat virtual address space
  - Large physical address space: up to 2<sup>40</sup> = 1 Terabytes

### **Intel Core Microarchitecture**

- 64-bit cores
- Wide dynamic execution (execute four instructions simultaneously)
- Intelligent power capability (power gating) https://powcoder.com
- Advanced smart cache (shares L2 cache between cores)
- Smart memory access (memory disambiguation)
- Advanced digital media boost

#### See the demo at

http://www.intel.com/technology/architecture/coremicro/demo/dem
o.htm?iid=tech\_core+demo

#### CISC and RISC

- CISC Complex Instruction Set Computer
  - Large and complex instruction set
  - Variable width instructions.
     Assignment Project Exam Help
     Requires microcode interpreter
  - - Each instruction is decoded into a sequence of micro-operations
  - Example: Intel x86 family
- RISC Reduced Instruction 520 Consulter
  - Small and simple instruction set
  - All instructions have the same width
  - Simpler instruction formats and addressing modes
  - Decoded and executed directly by hardware
  - Examples: ARM, MIPS, PowerPC, SPARC, etc.

#### Next ...


- Intel Microprocessors
- IA-32 Registers Assignment Project Exam Help
- Instruction Execution Cycle https://powcoder.com
- IA-32 Memory Management

Add WeChat powcoder

# **Basic Program Execution Registers**

- Registers are high speed memory inside the CPU
  - Eight 32-bit general-purpose registers

  - Six 16-bit segment registers
     Processor Status Flags (EFLAGS) and Instruction Pointer (EIP)




### General-Purpose Registers

- Used primarily for arithmetic and data movement
  - move constant 10 into register eax
- mov eax, 10 move constant 10 into register eax
   Specialized uses of Registers ment Project Exam Help
  - EAX Accumulator register <a href="https://powcoder.com">https://powcoder.com</a>
     Automatically used by multiplication and division instructions
  - ECX Counter register • Automatically used by LOOP instructions WeChat powcoder
  - ESP Stack Pointer register
    - Used by PUSH and POP instructions, points to top of stack
  - ESI and EDI Source Index and Destination Index register
    - Used by string instructions
  - EBP Base Pointer register
    - Used to reference parameters and local variables on the stack

### **Accessing Parts of Registers**


- EAX, EBX, ECX, and EDX are 32-bit Extended registers
  - Programmers can access their 16-bit and 8-bit parts
  - Lower 16-bit of EAX is named AX



32-bit	16-bit	8-bit (high)	8-bit (low)
EAX	AX	АН	AL
EBX	BX	ВН	BL
ECX	CX	СН	CL
EDX	DX	DH	DL

32-bit	16-bit
ESI	SI
EDI	DI
EBP	BP
ESP	SP

### **Accessing Parts of Registers**




# **Special-Purpose & Segment Registers**

- EIP = Extended Instruction Pointer
  - Contains address of next instruction to be executed
- EFLAGS = Extended Flags Registe EIP 31 15 IP 15 Instruction Pointer
  - Contains Statis and the FLAGS EFLAGS LEFLAGS Status Register


Code Segment CS

- Each flag is a single binary bit poweder.com
- Six 16-bit Segment Registers
  - Support segmented memory

    Add WeChat powcoder
    Stack Segment
  - Six segments accessible at a timε
  - Segments contain distinct conter
    - Code
    - Data
    - Stack



### **EFLAGS** Register



- Control and System flags
  - Control the CPU operation
- Programs can set and clear individual bits in the EFLAGS register


# **Status Flags**

- Carry Flag
  - Set when unsigned arithmetic result is out of range
- Overflow Flag
  - Set when signed arithmetic result is out of range Assignment Project Exam Help
- Sign Flag
  - Copy of sign bihttetsw/hpoweoutlismegative
- Zero Flag
  - Set when result is zero

    Add WeChat powcoder
- Auxiliary Carry Flag
  - Set when there is a carry from bit 3 to bit 4
- Parity Flag
  - Set when parity is even
  - Least-significant byte in result contains even number of 1s

# Floating-Point, MMX, XMM Registers

- Floating-point unit performs high speed FP operations
- Eight 80-bit floating-point data registers
  - ST(0), ST(4) signs Fent Project Exam Help sto
  - Arranged as a stack://powcoder.com
  - Used for floating-point arithmetic Add WeChat powcoder
- Eight 64-bit MMX registers
  - Used with MMX instructions
- Eight 128-bit XMM registers
  - Used with SSE instructions



#### Next ...

- Intel Microprocessors
- IA-32 Registers Assignment Project Exam Help
- Instruction Execution Cycle https://powcoder.com
- IA-32 Memory Management


Add WeChat powcoder

# **Fetch-Execute Cycle**


 After the instruction is fetched, the PC (or IP) is incremented to point to the address of the next instruction.

• The fetched instruction is decoded (to determine what needs to be done) and executed by the CPU.

# **Instruction Execute Cycle**




# Instruction Execution Cycle - cont'd



# **Pipelined Execution**

- Instruction execution can be divided into stages
- Pipelining makes it possible to start an instruction before completing the execution of previous one



# **Wasted Cycles (pipelined)**

• When one of the stages requires two or more clock cycles to complete, clock cycles are again wasted

Assume that Assignment Project Exam Helptages execute stage

• Assume also that \$4 requires 2 clock cycles to complete

As more instructions enter the pipeline, wasted cycles occur

 For k stages, where one stage requires 2 cycles, n instructions require k + 2n - 1 cycles

4 S5	S6
4 S5	S6
1	
1	
2   I-1	
2	l-1
3 I-2	
3	I-2
I-3	
	I-3
	1

# **Superscalar Architecture**

- A superscalar processor has multiple execution pipelines
- The Pentium processor has two execution pipelines
  - Called U and V pipes

• In the following, stage
Sta S4 has 2 pipelingsps://powcoder.com

• Each pipeline still requires 2 cycled WeCha

- Second pipeline eliminates wasted cycles
- For k stages and n instructions, number of cycles = k + n

			S	4 —				
		S1	S2	S3	u	V	S5	S6
at 1	<b>00V</b>	<b>VCO</b>	der					
4	2	I-2	I-1					
	3	I-3	I-2	l-1				
Cycles	4	I-4	I-3	I-2	I-1			
Scl	5		I-4	I-3	l-1	I-2		
S	6			I-4	I-3	I-2	l-1	
	7				I-3	I-4	I-2	l-1
	8					I-4	I-3	I-2
	9						I-4	I-3
	10							I-4

Stages

#### Next ...

- Intel Microprocessors
- IA-32 Registers Assignment Project Exam Help
- Instruction Execution Cycle https://powcoder.com
- IA-32 Memory Management Add WeChat powcoder

# **Modes of Operation**

- Real-Address mode (original mode provided by 8086)
  - Only 1 MB of memory can be addressed, from 0 to FFFFF (hex)
  - Programs can access any part of main memory
  - MS-DOS runs in granaddresonede Exam Help
- Protected mode

- https://powcoder.com

   Each program can address a maximum of 4 GB of memory
- The operating system wsignhateprovyctodeach running program
- Programs are prevented from accessing each other's memory
- Native mode used by Windows NT, 2000, XP, and Linux
- Virtual 8086 mode
  - Processor runs in protected mode, and creates a virtual 8086 machine with 1 MB of address space for each running program


# **Memory Segmentation**

- Memory segmentation is necessary since the 20-bits memory addresses cannot fit in the 16-bits CPU registers
- Since x86 registers are 16-**Aitssyglameneth Phycicarte It xiamade of p**<sup>16</sup> consecutive bytes (i.e. 64K bytes)
- Each segment has a number ide httfpsthapp wso de becomber (i.e. we have segments numbered from 0 to 64K)
- A memory location within a memory segment is reflected by specifying its offset from the start of the segment. Hence the first word in a segment has an offset of 0 while the last one has an offset of FFFFh
- To reference a memory location its logical address has to be specified. The logical address is written as:
  - Segment number:offset
- For example, A43F:3487h means offset 3487h within segment A43Fh.

### **Program Segments**

- Machine language programs usually have 3 different parts stored in different memory segments:
  - Instructions: This is the code part and is stored in the code segment
  - Data: This is the data part which is manipul free to the data segment
  - Stack: The stack is a special memory buffer organized as Last-In-First-Out (LIFO) structure used by the CPU to implement procedure calls and as a temporary holding area for addresses and data. This data structure is stored in the stack segment.
- The segment numbers for the code segment, the data segment, and the stack segment are stored in the segment registers CS, DS, and SS, respectively.
- Program segments do not need to occupy the whole 64K locations in a segment

### Real Address Mode



# **Logical to Linear Address Translation**

4 3

0 0 0 0

Offset value

Segment register

**ADDER** 

20-bit physical memory address

Linear address = Segment × 10 (hex) + Offset

#### Example:

Assignment Project Exam Help 16 15 segment = A1F0 (hex) offset = 04C0 (hex) https://powcoder.com logical address = A1F0:04G0 (hex) Add WeChat powcoder what is the linear address?

#### Solution:

**A1F00** (add 0 to segment in hex)

+ 04C0 (offset in hex)

**A23C0** (20-bit linear address in hex)

### **Segment Overlap**

 There is a lot of overlapping between segments in the main memory.

• A new segraenigatartate Perject Ex 10h locations (i.e. every 16 https://powcoder.com/

• Starting address dflawegimento always has a Oh LSD.

 Due to segments overlapping logical addresses are not unique.

	End of Segment 1	1000F
		1000E
		10000
	End of Segment 0	0FFFF
F	xam Help	0FFFE
	main Heip	
r	.com	00021
	Start of Segment 2	00020
<b>T</b>	vcoder	0001F
	VCOUCI	
		00011
	Start of Segment 1	00010
		0000F
		00003
		00002
		00001
	Start of Segment 0	00000

#### Your turn . . .

What linear address corresponds to logical address 028F:0030?

Solution near the top leave th

Always usen be to describe and example of the conformation of the

What logical address corresponds to the Phear address 28F30h?

Many different segment:offset (logical) addresses can produce the same linear address 28F30h. Examples:

28F3:0000, 28F2:0010, 28F0:0030, 28B0:0430, . . .


# **Flat Memory Model**

- Modern operating systems turn segmentation off
- Each program uses one 32-bit linear address space Assignment Project Exam Help
  - Up to  $2^{32}$  = 4 GB of memory can be addressed
  - Segment registers are defined to the powering existenm
  - All segments are mapped to the same linear address space Add WeChat powcoder
- In assembly language, we use .MODEL flat directive
  - To indicate the Flat memory model
- A linear address is also called a virtual address
  - Operating system maps virtual address onto physical addresses
  - Using a technique called paging

# **Programmer View of Flat Memory**

- Same base address for all segments
  - All segments are mapped to the same linear address space
- EIP Register Assignment Project Exam Help
  - Points at next instruction
- ESI and EDI Registers://powcoder.com
  - Contain data address eChat powcoder
  - Used also to index arrays
- ESP and EBP Registers
  - ESP points at top of stack
  - EBP is used to address parameters and variables on the stack


Linear address space of a program (up to 4 GB)




all segments

### **Protected Mode Architecture**

- Logical address consists of
  - 16-bit segment selector (CS, SS, DS, ES, FS, GS)
  - 32-bit offset (EIP, ESP, EBP, ESI ,EDI, EAX, EBX, ECX, EDX)
- Segment uAiststiganslatte Phogical Taxdane Help linear address
  - Using a segment descriptor table
  - Linear addressis 32 wits ( called also a wirtual address)
- Paging unit translates linear address to physical address



### **Logical to Linear Address Translation**



### **Segment Descriptor Tables**

- Global descriptor table (GDT)

  - Only one GDT table is provided by the operating system
     GDT table contains segment descriptors for all programs
  - Also used by the operating system itself powcoder.com
  - Table is initialized during boot up
  - GDT table address is stored in Andrew Editater powcoder
  - Modern operating systems (Windows-XP) use one GDT table
- Local descriptor table (LDT)
  - Another choice is to have a unique LDT table for each program
  - LDT table contains segment descriptors for only one program
  - LDT table address is stored in the LDTR register

### **Segment Descriptor Details**

#### Base Address

- 32-bit number that defines the starting location of the segment
   32-bit Base Address + 32-bit offset 52-bit Linear Address

#### Segment Limit https://powcoder.com

- 20-bit number that specifies the size of the segment
- The size is specified either by the schull the by the size is specified either pages
- Using 4 KB pages, segment size can range from 4 KB to 4 GB

### Access Rights

- Whether the segment contains code or data
- Whether the data can be read-only or read & written
- Privilege level of the segment to protect its access

### **Segment Visible and Invisible Parts**

- Visible part = 16-bit Segment Register
  - CS, SS, DS, ES, FS, and GS are visible to the programmer
- Invisible Part = Segment Descriptor (64 bits)
  - Automatiaskigoarded friend jeet descript bit elebele

Visible part https://powcodwipiblepart

Segment selector	Segment base address, size, access rights, etc.	CS
Segment selector	Add WeChat powcoder Segment base address, size, access rights, etc.	SS
Segment selector	Segment base address, size, access rights, etc.	DS
Segment selector	Segment base address, size, access rights, etc.	ES
Segment selector	Segment base address, size, access rights, etc.	FS
Segment selector	Segment base address, size, access rights, etc.	GS

# **Paging**

- Paging divides the linear address space into ...
  - Fixed-sized blocks called pages, Intel IA-32 uses 4 KB pages
- Operating system allocates main memory for pages
  - Pages canabes spreaded to the Pages spreaded to the Pages canabes spreaded to the Pages spreaded to th
  - Pages in main memory can belong to different programs
  - If main memory tispent the memory tispent the main memory the memory tispent the main memory tispent
- OS has a Virtual Memory Manager (VMM)
  - Uses page tables to map the pages of each running program
  - Manages the loading and unloading of pages
- As a program is running, CPU does address translation
- Page fault: issued by CPU when page is not in memory

# Paging - cont'd

enfigent Project Exam Help

Post / powcoder.com

The operating system uses page tables to map the pages in the linear virtual address space onto main memory

Each running program has its own page table

Pages that cannot fit in main memory are stored on the hard disk

linear viewal address

space of program 1

Page m

Page 1

Add WeChat powebiter ges that cannot n main memory e stored on the hard disk

**Main Memory** 

The operating system swaps pages between memory and the hard disk

Page n

. . .

Page 2

Page 1

Page 0

linear virtual address

space of Program 2

As a program is running, the processor translates the linear virtual addresses onto real memory (called also physical) addresses

### Components of an IA-32 Microcomputer

### Assignment Project Exam Help

- Mother poweder.com
- Video output Add WeChat powcoder
- Memory
- Input-output ports


### **Motherboard**

- CPU socket
- External cache memory slots Project Exam Help
- Main memory slots


https://powcoder.com

- BIOS chips
- Sound synthesizer chip (options) hat powcoder
- Video controller chip (optional)
- IDE, parallel, serial, USB, video, keyboard, joystick, network, and mouse connectors
- PCI bus connectors (expansion cards)

#### **Intel D850MD Motherboard**



### **Intel 965 Express Chipset**




### **Video Output**

- Video controller
  - on motherboard, or on expansion card
  - AGP (accelerated graphics port technology)\*
- Video Messignyn (MRIAPI) ject Exam Help
- Video CRT Display/powcoder.com
  - uses raster scanning
  - horizontal reltrative Chat powcoder
  - vertical retrace
- Direct digital LCD monitors
  - no raster scanning required

<sup>\*</sup> This link may change over time.

# Sample Video Controller (ATI Corp.)



### **Memory**

- ROM
  - read-only memory
- EPROM
  - · erasable pois en mounte Peroje of the Toxam Help
- Dynamic RAM (DRAM)
  - inexpensive; https://efpowdcodentsom
- Static RAM (SRAM)
  - expensive; used for cather thaty: no verses defuired
- Video RAM (VRAM)
  - dual ported; optimized for constant video refresh
- CMOS RAM
  - complimentary metal-oxide semiconductor
  - system setup information
- See: <u>Intel platform memory</u> (Intel technology brief: link address may change)

### **Input-Output Ports**

- USB (universal serial bus)
  - intelligent high-speed connection to devices
  - up to 12 megabits/second
  - · USA builgenneact Projetial Edenine Flelp
  - enumeration: computer queries devices
  - support https://powcoder.com
- Parallel Add WeChat powcoder
  - short cable, high speed
  - common for printers
  - bidirectional, parallel data transfer
  - Intel 8255 controller chip

### Input-Output Ports (cont)

- Serial
  - RS-232 serial port
  - one bit at a time
  - uses long eables and moderns Help
  - 16550 UART (universal asynchronous receiver transmitter)
  - programmadite Washindpolangodee

### Next..


- General Concepts
- IA-32 Processor Architecture
- · Assagrament Project Exam Help
- Components of an IA-32 Microcomputer https://powcoder.com
   Input-Output System

Add WeChat powcoder

# **Levels of Input-Output**


- Level 3: High-level language function
  - examples: C++, Java
  - portable, convenient, Assignment Project Exam Help
- Level 2: Operating systemps://powcoder.com
  - Application Programming Interface (API)
  - extended capabilities, lots of detail We water powcoder
- Level 1: BIOS
  - drivers that communicate directly with devices
  - OS security may prevent application-level code from working at this level

# Displaying a String of Characters



### **Programming levels**

Assembly language programs can perform input-output at each of the following levels:



### Summary

- Central Processing Unit (CPU)
- Arithmetic Logic Unit (ALU)
- Instruction execution cycle Assignment Project Exam Help
- https://powcoder.com Multitasking
- Floating Point Unit (FPU) Add WeChat powcoder
- Complex Instruction Set
- Real mode and Protected mode
- Motherboard components
- Memory types
- Input/Output and access levels