https://powcoder.com

REG NAME	REG #	MNEMONIC	MEANING	TYPE	OPCODE	FUNCT	MNEMONIC	MEANING	TYPE	OPCODE	FUNCT
\$zero	0	sll	Logical Shift Left	R	0x00	0x00	add	Add	R	0x00	0x20
\$at	1	srl	Logical Shift Right (0-extended)	R	0x00	0x02	addi	Add Immediate	I	0x08	NA
\$v0	2	sra	Arithmetic Shift Right (sign-extended)	R	0x00	0x03	addiu	Add Unsigned Immediate	I	0x09	NA
\$v1	3	jr	Jump to Address in Register	R	0x00	0x08	addu	Add Unsigned	R	0x00	0x21
\$a0	4	mfhi	Move from HI Register	R	0x00	0x10	and	Bitwise AND	R	0x00	0x24
\$a1	5	mflo	Move from LO Register	R	0x00	0x12	andi	Bitwise AND Immediate	I	0x0C	NA
\$a2	6	mult	Multiply	R	0x00	0x18	beq	Branch if Equal	I	0x04	NA
\$a3	7	multu	Unsigned Multiply	R	0x00	0x19	blez	Branch if Less Than or Equal to Zero	I	0x06	NA
\$t0	8	div	Divide	R	0x00	0x1A	bne	Branch if Not Equal	I	0x05	NA
\$t1	9	divu	Unsigned Divide	R	0x00	0x1B	div	Divide	R	0x00	0x1A
\$t2	10	add	Add	R	0x00	0x20	divu	Unsigned Divide	R	0x00	0x1B
\$t3	11	addu	Add Unsigned	R	0x00	0x21	j	Jump to Address	J	0x02	NA
\$t4	12	sub	Subtract	R	0x00	0x22	jal	Jump and Link	J	0x03	NA
\$t5	13	subu	Unsigned Subtract	R	0x00	0x23	jr	Jump to Address in Register	R	0x00	0x08
\$t6	14	and	Bitwise AND	F	0x00	0x24	1	Load Byte T 1	I	0x20	NA
\$t7	15	or	Bitwise RSS1gnment	B	00.00	9×25	lu X	Clat Byte Insigned	I	0x24	NA
\$s0	16	xor	Bitwise XOR (Exclusive-OR)	R	0x00	0x26	lh	Load Halfword	I	0x21	NA
\$s1	17	nor	Bitwise NOR (NOT-OR)	R	0x00	0x27	lhu	Load Halfword Unsigned	I	0x25	NA
\$s2	18	slt	Set to 1 if Less Than	R	0x00	0x2A	lui	Load Upper Immediate	I	0x0F	NA
\$s3	19	sltu	Set to 1 if Less Than Unsigned		910E	\mathbf{x}	er.c	(Cal Nord	I	0x23	NA
\$s4	20	j	Jump to Address	J	0x02	NA	mfc0	Move from Coprocessor 0	R	0x10	NA
\$s5	21	jal	Jump and Link	J	0x03	NA	mfhi	Move from HI Register	R	0x00	0x10
\$ s6	22	beq	Branch if Equal	I	0x04	NA	mflo	Move from LO Register	R	0x00	0x12
\$s7	23	bne	Branch if Not Equal A) (0 805	NA 1	m) IV	MARCH CONTRACTOR CONTR	R	0x00	0x18
\$t8	24	blez	Branch if Less Than or Equal to Zero	I	0x06	NA NA	multu	Unsigned Multiply	R	0x00	0x19
\$t9	25	addi	Add Immediate	I	0x08	NA	nor	Bitwise NOR (NOT-OR)	R	0x00	0x27
\$k0	26	addiu	Add Unsigned Immediate	I	0x09	NA	or	Bitwise OR	R	0x00	0x25
\$k1	27	slti	Set to 1 if Less Than Immediate	I	0x0A	NA	ori	Bitwise OR Immediate	I	0x0D	NA
\$gp	28	sltiu	Set to 1 if Less Than Unsigned Immediate	ΞI	0x0B	NA	sb	Store Byte	I	0x28	NA
\$sp	29	andi	Bitwise AND Immediate	I	0x0C	NA	sh	Store Halfword	I	0x29	NA
		ori	Bitwise OR Immediate	I	0x0D	NA	sll	Logical Shift Left	R	0x00	0x00
		lui	Load Upper Immediate	I	0x0F	NA	slt	Set to 1 if Less Than	R	0x00	0x2A
		mfc0	Move from Coprocessor 0	R	0x10	NA	slti	Set to 1 if Less Than Immediate	I	0x0A	NA
		1b	Load Byte	I	0x20	NA	sltiu	Set to 1 if Less Than Unsigned Immediat	e I	0x0B	NA
		1h	Load Halfword	I	0x21	NA	sltu	Set to 1 if Less Than Unsigned	R	0x00	0x2B
		lw	Load Word	I	0x23	NA	sra	Arithmetic Shift Right (sign-extended)	R	0x00	0x03
		1bu	Load Byte Unsigned	I	0x24	NA	srl	Logical Shift Right (0-extended)	R	0x00	0x02
		1hu	Load Halfword Unsigned	I	0x25	NA	sub	Subtract	R	0x00	0x22
		sb	Store Byte	I	0x28	NA	subu	Unsigned Subtract	R	0x00	0x23
		sh	Store Halfword	I	0x29	NA	SW	Store Word	I	0x2B	NA
		SW	Store Word	I	0x2B	NA	xor	Bitwise XOR (Exclusive-OR)	R	0x00	0x26

	ASCI	I COI	DE				ASCI:	I COI	ÞΕ			
BIN		ОСТ	DEC	HEX	CHARACTER	BIN		ОСТ	DEC	HEX	CHARACTER	
010	0000	40	32	20	space	100	1110	116	78	4E	N	
010	0001	41	33	21	!	100	1111	117	79	4F	0	
010	0010	42	34	22	11	101	0000	120	80	50	Р	
010	0011	43	35	23	#	101	0001	121	81	51	Q	
010	0100	44	36	24	\$	101	0010	122	82	52	R	
010	0101	45	37	25	%	101	0011	123	83	53	S	
010	0110	46	38	26	&	101	0100	124	84	54	T	
010	0111	47	39	27	1	101	0101	125	85	55	U	
010	1000	50	40	28	(101	0110	126	86	56	V	
010	1001	51	41	29)	101	0111	127	87	57	W	
010	1010	52	42	2A	*	101	1000	130	88	58	Х	
010	1011	53	43	2B	+	101	1001	131	89	59	Υ	
010	1100	54	44	2C	,	101	1010	132	90	5A	Z	
010	1101	55	45	2D	-	101	1011	133	91	5B	[
010	1110	56	46	2E		101	1100	134	92	5C	\	
010	1111	57	47	2F	/	101	1101	135	93	5D]	
011	0000	60	48	30	0	101	1110	136	94	5E	۸	
911	0001	61	49	31	Dro	101	1111	1 37	95	5E	$H_{\Delta 1}$	r
MA.	0010	62	150	32		110	0000	140	54.	III	1101	ŀ
011	0011	63	51	33	3	110	0001	141	97	61	а	
011	0100	64	52	34	4	110	0010	142	98	62	b	
011	0.01	65	S 3	/3/51	DOW(3 (4) 1	143	19	B	С	
011	0110	66	54	36	6	110	0100	144	100	64	d	
011	0111	67	55	37	7	110	0101	145	101	65	e	
011	1000	100	56	7 8/	e (8 h	110	0110	146	102	66	△ r ^f	
	1001	71	57	39	C 6 110	110	0111	147	103	67	Lg	
_	1010	72	58	3A	:		1000		104	68	h	
011	1011	73	59	3B	;	110	1001	151	105	69	i	
011	1100	74	60	3C	<	110	1010	152	106	6A	j	
	1101	75	61	3D	=		1011		107	6B	k	
011	1110	76	62	3E	>		1100	154		6C	1	
	1111	77	63	3F	?		1101	155		6D	m	
	0000	100	64	40	@		1110	156		6E	n	
	0001	101	65	41	Α		1111		111	6F	0	
	0010	102	66	42	В		0000	160		70	р	
	0011	103	67	43	С		0001	161		71	q	
	0100	104		44	D		0010	162		72	r	
	0101	105	69	45	Е		0011	163		73	S	
	0110	106	70	46	F		0100	164		74	t	
	0111	107	71	47	G		0101	165		75	u	
	1000	110	72	48	Н		0110	166		76	V	
	1001	111	73	49	I		0111	167		77	W	
	1010	112		4A	J		1000	170		78	Х	
	1011	113	75	4B	K		1001	171		79	у	
	1100	114		4C	L	111	1010	172	122	7A	Z	
100	1101	115	77	4D	М							

Figure 1 Add Add_{result} Shift left 2 Read Read register 1 PC Read address Instruction [29] ALU ALU result Instruction [31:0] Address Read data Read Write Instruction [14 1 M Instruction u X 0 memory Write data Registers Data Write memory data 5 Instruction [15.0] Sign-ALU extend 4 control 6 Instruction [5:0]

Figure 2

Register File

Reg	Initial	After Inst 1	After Inst 2	After Inst 3	After Inst 4
\$t0	0x10010000	0x10010000	0x10010000	0x10010000	0x10010000
\$t1	0xC0FFEEEE	0xC0FFEEEE	0xC0FFEEEE	0xC0FFEEEE	0xC0FFEEEE
\$t2	0xABCDEF0	0x303FFBBB	0x303FFBBB	0x000000FB	0x000000FB
\$t3	0x8000000	0x8000000	0x8000000	0x8000000	<4>

Instructions

SRL \$t2 \$t1 <1>
<2> \$t2 (\$t0)
<3> \$t2 1(\$t0)
ADDI \$t3 \$t3 0x7FFFFFE

Assignment Project Exam Help

https://powcoder.com

R-type format: instr rd rs rt

(shifts) instruct rt shamt der

opcode	rs	rt	rd	shamt	function
31:26	25:21	20:16	15:11	10:6	5:0

opcode rs		rt	immediate		
31:26	25:21	20:16	15:0		

J-type format: j immediate

opcode	immediate
31:26	25 : 0

Figure 3: Timing Diagrams

