# Final Exam


CMPE 012: Computer Systems and Assembly Language

University of California, Santa Cruz

#### DO NOT BEGIN UNTIL YOU ARE TOLD TO DO SO.

This exam is closed book and closed notes. Only 4-function calculators are permitted. Answers must be marked on the Scantron form to be graded. All work must be written on the exam.

On the Scantron form, bubble in your name, student ID number, and test form (found in the footer of subsequent pages). In the center of the page write your CruzID, quarter, and exam type. On the back of the page, write the CruzIDs of students sitting to your left and right, and your row and seat number. See below.



On this page, write your last name, first name, CruzID, row and seat numbers, and the CruzIDs of the people to your immediate left and right. Once you are permitted to begin, write your CruzID on all subsequent pages of the exam.

You must sit in your assigned seat. Keep your student or government issued ID on your desk. Brimmed hats must be removed or turned around backwards. Only unmarked water bottles are permitted. Backpacks must be placed at the front of the room or along the walls. Your cell phone must be on a setting where it will not make noise or vibrate.

There are 45 questions on this exam; you only need to answer 42 for full points. The additional three questions (of your choosing) will be counted as extra credit. All questions are multiple choice, and some questions have more than one correct answer. You must mark all correct answers to receive credit for a question. Some true/false questions might list False as answer A and True as answer B. Follow the answers on the exam, NOT the T F notation on the Scantron Form. You will have 120 minutes to complete this exam.

Row #	 CruzID	
Last Name	First Name	
CruzID of person to left	CruzID of person to right	

CruzID:@	ucsc.edu
----------	----------

## CMPE 12 Final Exam - Version A

#### Winter 2019

## **Bits**

1.	How man	y bits are needed to encode one ASCII character?
	<ul><li>○ A.</li></ul>	8 bits
	<ul><li>○ B.</li></ul>	10 bits
	○ C.	6 bits
	O D.	7 bits
	○ E.	9 bits
2.	What is tl	ne size of a word in MIPS? Select all that apply.
	<ul><li>○ A.</li></ul>	8 bytes
	<ul><li>○ B.</li></ul>	32 bits
	○ C.	8 nybbles
	O D.	4 bytes
	○ E.	32 Aytes cignment Project Evan Haln
		<sup>32</sup> Assignment Project Exam Help
Bi	inary Aı	rithmetic
		https://poweedon.com
3.	Perform t	he following 1 https://powcoder.com
		0b 0 1 1 1 1 1 0 0 0 1 0 0
		+ 0b 0 0 0 0 0 0 1 1 1 0 0
	<ul><li>○ A.</li></ul>	000011011A0dd WeChat powcoder
		000001010100
	○ C.	011111100001
	O D.	000010100111
	○ E.	011111100000
4.	Which of	these 8-bit two's complement computations has carry out but no overflow? Select all that apply.
	○ A.	0x1E + 0x26 = 0x44
	_	0xFA + 0xED = 0xE7
	О С.	0x0F + 0x85 = 0x94
	O D.	0x01 + 0x7F = 0x80
	○ E.	0xFF + 0x01 = 0x00
5.	A logical	right shift and an arithmetic right shift perform the same operation
	○ A.	True
	<ul><li>○ B.</li></ul>	False
	_	

## **Data Representation**

have more negative than positive.


○ A. True○ B. False

6.	Which IEEE 754 single precision floating point number is furthest from zero?	
	○ A. 0xC70FFFFF	
	○ B. 0x47700000	
	○ C. 0x1F8FFFFF	
	○ D. 0x380FFFFF	
	○ E. 0xB8700000	
7.	What is the following base 9 number in base 5? 106 <sub>9</sub>	
	$\bigcirc$ A. 123 <sub>5</sub>	
	○ B. 322 <sub>5</sub>	
	$\bigcirc$ C. 742 <sub>5</sub>	
	$\bigcirc$ D. 305 <sub>5</sub>	
	$\bigcirc$ E. 222 <sub>5</sub>	
8.	What is the range of values for an 8-bit two's complement integer?	
	○ A. 0 to 255	
	○ B128 to 127	
	○ C127 to 128	
	O C127 to 128. O D124 to 127 D E127 to 127	
	○ E127 to 127	
9.	What is the following 8-bit two's complement number in signed magnitude form?	
	https://powcoder.com	
	O A. 10110110 11ttps://powcoder.com	
	O B. 10101010	
	O C. 01010110 A 1 1 XXX C11	
	o b. 00101010 Add WeChat powcoder	
	○ E. 11010110	
10.	What is the following base 3 number in base 7? 2101 <sub>3</sub>	
	○ A. 736 <sub>7</sub>	
	O B. 123 <sub>7</sub>	
	○ C. 121 <sub>7</sub>	
	O D. 64 <sub>7</sub>	
	○ E. 46 <sub>7</sub>	

11. 6-bit two's complement, signed magnitude, and unsigned all represent the same number of integers, some just

### **Logic Design**

12. This figure is logically equivalent to which circuit?




- O B. XOR gate
- O. C. AND gate
- O D. XOR gate
- ( ) E. Positive D-Latch


13. What device does this timing diagram represent?



- O. C. Positive edge triggered D flip flop
- O. D. D latch https://powcoder.com




- A. AND gate
- O B. XOR gate
- C. Negative D-Flip Flop
- O D. XNOR gate
- O E. OR gate
- 15. This figure is logically equivalent to which circuit?



- O B. XOR gate
- O. C. Negative D-Latch
- O D. Positive D-latch
- E. XNOR gate

CruzID:	@ucsc.edu
---------	-----------

16. Select the Boolean expression matching the filled areas of this Venn diagram.



- $\bigcirc \ A. \ (\texttt{Red} + \texttt{Square}) \cdot (\overline{\texttt{Big} \cdot \texttt{Red} \cdot \texttt{Square}}) \cdot (\texttt{Big} + \texttt{Red} + \texttt{Square})$
- $\bigcirc$  B. Red-Square  $\cdot$  (Big-Red-Square)  $\cdot$  (Big+Red+Square)
- $\bigcirc$  C.  $(Red + Square) + (\overline{Big \cdot Red \cdot Square}) \cdot (Big + Red + Square)$
- O. Red · Square · (Big · Red · Square)
- $\bigcirc$  E. Red Square  $\cdot$  (Big Red Square) + (Big + Red + Square)
- 17. How many outputs does a 4-16 decoder have?
  - S A. 64 Assignment Project Exam Help
  - O C. 1
  - O D. 16
  - E. 32

# https://powcoder.com

### Memory

18. How many bits are needed to represent a memory location address in a 41B memory space that is 64-byte addressable?

- B. 36
- O C. 64
- O D. 34
- $\bigcirc$  E.  $2^{34}$

19. How much memory is allocated with the following line of code?

.asciiz "ce\_12"

- A. 6 bytes
- O B. 5 words
- O. C. 4 bytes
- $\bigcirc$  D. 2 words
- E. 5 bytes

For the following two questions, assume a portion of data memory looks like this:

ADDRESS	CONTENTS
0x10011085	0xCD
0x10011084	0xAB
0x10011083	0x87
0x10011082	0x65
0x10011081	0x43
0x10011080	0x21

20. Assuming big endian memory storage, what is in \$t7 after the following instructions?

```
ADDI $t0, $zero, 0x10011080
LH $t7, 2($t0)
SW $t7, ($t0)
LW $t7, ($t0)
```

- A. 0x87654321
- O B. 0x00008765
- C. 0x00006587
- O E. OXAGEST STATES I STATES I
- 21. Assuming little endian memory storage, what is in \$t0 after the following instructions?

LI \$t3, 0x10011082 LW \$t0, (\$t3) https://powcoder.com

- O B. 0x5678BADAdd WeChat powcoder
- O D. Undefined. There will be an alignment error.
- E. 0xCDAB8765

#### **ASCII**

22. Decode the following ASCII string. Values are given in hex.

44 69 64 20 79 6f 75 20 65 76 65 72 20 68 65 61 72 20 74 68 65 20 74 72 61 67 65 64 79 20 6f 66 20 44 61 72 74 68 20 50 6c 61 67 75 65 69 73 20 74 68 65 20 57 69 73 65 3f

- A. Did you ever hear the tragedy of Darth Plagueis the Wise?
- O B. No! Try not. Do. Or do not. There is no try.
- C. Help me, Obi-Wan Kenobi. You're my only hope.
- O. I have a bad feeling about this.
- ( ) E. I find your lack of faith disturbing.
- 23. Say that a user enters a single ASCII character in the range '0'-'9'. Assume that the user input is stored in \$v0. Which MIPS instruction would you use to convert their input into an integer in the range 0-9?

  - OB. subi \$t0, \$v0, 48
  - O. addi \$t0, \$v0, 48
  - O D. subi \$t0, \$v0, 30
  - O E. subi \$t0, \$v0, 60

CruzID:	@ucsc.edu
---------	-----------

#### **MIPS**

24. What is the value of \$t0 after the following instructions are executed (represented in hex)?

○ E. 0x001000FA

25. Which MIPS32 native/basic instruction(s) perform the same function as the following pseudo instruction?

ORI \$50 SASSIGNMENT Project Exam Help

```
O A. ADDIU $1 $0 0xABCD
     SRL
          $1 https://powcoder.com
     OR
          $16 $13 0xABCDEF00
\bigcirc B. ORI
              0xABCDEF00
\cap C. LI
                     WeChat powcoder
     OR
○ D. LUI
     OR
          $16 $13 $1
          $16 $16 0xABCD
     ORI
O E. LUI
          $1
              0xABCD
     ORI
          $1
              $1
                  0xEF00
          $16 $13 $1
     OR
```

26. Which register(s) in MIPS must the callee preserve?

- A. \$t0 \$t9
   B. \$s0 \$s7
   C. \$sp
   D. \$v0 \$v1
- E. \$a0 \$a3

CruzID:	@ucsc.edu
---------	-----------

27. What is the value of \$t0 after the following instructions are executed?

```
$t0, 4
li
li
     $t1, 5
add $t0, $t1, $t0
addi $t0, $t0, -1
xor $t0, $t0, $t0
 \bigcirc A. 0
 \bigcirc B. 6
 O C. 10
 O D. 8
```

O E. Not enough information given

28. What is the least significant byte stored in \$t0 after the following MIPS commands execute?

```
$t0, 0x9F
andi $t0, $t0, 0x0F
 ∩ B. 10011111
 O C. 11110000
 O D. 00011111
```

O E. O Assignment Project Exam Help
29. What is printed to the screen after the following MIPs commands execute?

```
1
   .data
  prompt1: .ashittps://powcoder.com
   prompt3: .asciiz " CE 12 FINAL"
5
            Add WeChat powcoder
7
 li $v0, 4
8
  la $a0, prompt1
  syscall
 LOVE
 ○ B. I
 ○ C. I LOVE
 O. I LOVE CE12 FINAL
```

O E. nothing

CruzID:@	ucsc.edu
----------	----------

- 30. Processing an instruction requires the following steps
  - a. Execute operation/evaluate effective address
  - b. Write value to register file
  - c. Fetch instruction from memory
  - d. Access data from memory
  - e. Decode instruction

What is the correct ordering for these steps?

- ( ) A. ecadb
- O B. ceadb
- O. caedb
- O D. deacb
- O E. aebdc
- 31. Which combination of MIPS instructions perform a pop operation of one word from the stack?
  - A. sw \$t0, (\$sp) subi \$sp, \$sp, 4
  - B. addi \$sp, \$sp, 4
    - lw \$t0, (\$sp)
  - O C. 1 A SSi ginment Project Exam Help
  - D. subi \$sp, \$sp, 4
    sw \$t0, (\$sp)
  - © E. none of the alattps://powcoder.com

The next four questions will refer to the following MIPS code:

```
$a0, strl Add WeChat powcoder
1
    .text
   addiu $v0, $zero, 4
3
   syscall
4
5
         $a0, str2
6
   la
7
   syscall
8
9
         $a0, str3
   lbu
10
   addiu $v0, $zero, 11
   syscall
11
12
13
   addiu $v0, $zero, 1
14
   syscall
15
   addiu $v0, $zero, 10
16
17
   syscall
18
19
   .data
```

20 strl: .ascii "hello"

21

str2: .asciiz "there"

str3: .byte 0x21 0x21 0x00

	CruzID:	@ucsc.edu
32.	Assume you changed line 21 in the original program from	
	str2: .asciiz "there"	

to

str2: .asciiz "there"

What will be printed to the screen after the altered program completes execution?

A. hellothere!!33

B. hellotherethere!33

C. hellothere!!there!!!33

E. hellothere!!there!!33

B. hellothere!there!!33

A. hellotherethere!33

B. hellotherethere!33

A. hellotherethere!33

B. hellotherethere!33

B. hellotherethere!33

C. hellotherethere!33

D. hellotherethere!33

34. Assume you changed line 13 in the original program from

addiu \$v0A\$signment Project Exam Help

addiu \$v0, \$zero, 35

( ) E. hellotherethere!21

What will be printed to the screen after/the altered program completes execution?

- D. hellotherethere 0x000000 We Chat powcoder
- E. Hellotherethere:55

35. Given the branch instruction in machine code

000101 00010 01000 1111111111111100

Assume the branch target address is 0x2004, what is the address of the branch instruction?

- A. None of the other answers
- B. 0x2004
- C. 0x2010
- O D. 0x2018
- O E. 0x2014

icsc.edu
ļ

The addresses of some of the instructions of the following program are listed. Please refer to the program for the next two questions

.text main: jal getString #sets v0 to address of string 0x00400000 move \$a0, \$v0 li \$v0, 4 0x0040000c syscall li \$v0, 10 syscall 0x00400018 getString: \$v0, string1 \$ra 0x00400020 jr

Assignment Project Exam Help

- 36. What is the value of \$pchettateShe/jal proeWCOder.com
  - A. 0x0040000c
  - B. 0x00400000
  - O C. 0x00400018Add WeChat powcoder
  - E. 0x00400004
- 37. What is the value of \$ra right after the jal is taken?
  - () A. 0x0040000c
  - B. 0x00400000
  - C. 0x00400020
  - O D. 0x00400018
  - O E. 0x00400004

csc.edu
l

#### Arrays

38. The next question refers to the following MIPS code. Assume all memory locations are initialized to 0x0000.

```
la
     $t0, space
li
     $t1, 0
    $t2, 0x39
li
loop:
     $t2, ($t0)
addi $t0, $t0, 1 # increment address
addi $t1, $t1, 1 # incrememt counter
subi $t2, $t2, 2
blt $t1, 5, loop
la
     $a0, space
li
     $v0, 4
syscall
```

Assignment Project Exam Help

```
.data space: .space 10 https://powcoder.com
```

What will be printed to the screen after the program completes execution?

- O A. 9753 O B. '%#! Add WeChat powcoder O C. 97531
- O. 0x39 0x37 0x35 0x33 0x31
- O E. 97531/

#### **Instruction Decoding**

39. Assume an ISA with 8 general purpose registers and the following 16-bit instruction format:

How many unique instructions can this ISA have?

- O A. 16
- B. 9
- O C. 7
- O D. 128
- O E. 8

40. Decode the following MIPS32 instruction: 0x8D4C3210


- A. SW \$t2 0x0101 (\$t3)
- O B. AND \$t2 0x0123 \$t4
- C. ANDI \$t2 \$t4 0x0123
- O. LW \$t4 0x3210 (\$t2)
- O E. LW \$t2 0x3210 (\$t4)

CruzID:	@ucsc.edu

41. Decode the following MIPS32 instruction: 0x01097820. Select all that apply.

- A. ADD \$t0 \$t1 \$t7
- OB. AND \$8 \$9 \$15
- O C. ADD \$8 \$9 \$15
- O D. ADD \$t7 \$t0 \$t1
- O E. ADD \$15 \$8 \$9

#### **Data Path**



42. Assume t0 = 5 and LB t0 4 (t0) is executed. The programmer has access to all memory locations. What is the value on wire 9?

- $\bigcirc$  A. 5
- O B. 9
- O. Not enough information given
- O D. 4
- O E. 8

13.	The instr	0xFFFF 0xF
14.	instruction  A. B. C. D.	the values on wires 5, 7, 10, 11, and 12 are 0x08, 0x12, 0x1A, 0x1B and 0x1B respectively. Which on could correspond to these values?  Not enough information given  ADDI \$12 \$8 18  ADDI \$s1 \$s2 8  LW \$t0 12 (\$t1)  LH \$t8 8 (\$t9)
15.	<ul><li>○ A.</li><li>○ B.</li><li>○ C.</li><li>○ D.</li></ul>	OxF4 Ox08 Not enough information given OxABssignment Project Exam Help  https://powcoder.com

Add WeChat powcoder

CruzID: \_\_\_\_\_\_@ucsc.edu

Seri	REG NAME	REG #	MNEMONI	C MEANING	ТҮРЕ	OPCODE	FUNCT	MNEMONIC	MEANING	TYPE	OPCODE	FUNCT
Section   Sect	\$zero	0	sll	Logical Shift Left	R	0x00	0x00	add	Add	R	0x00	0x20
State	\$at	1	srl	Logical Shift Right (0-extended)	R	0x00	0x02	addi	Add Immediate	I	0x08	NA
Sab	\$v0	2	sra	Arithmetic Shift Right (sign-extended)	R	0x00	0x03	addiu	Add Unsigned Immediate	I	0x09	NA
Sal	\$v1	3	jr	Jump to Address in Register	R	0x00	0x08	addu	Add Unsigned	R	0x00	0x21
Sa2	\$a0	4	mfhi	Move from HI Register	R	0x00	0x10	and	Bitwise AND	R	0x00	0x24
Sail	\$a1	5	mflo	Move from LO Register	R	0x00	0x12	andi	Bitwise AND Immediate	I	0x0C	NA
Sto	\$a2	6	mult	Multiply	R	0x00	0x18	beq	Branch if Equal	I	0x04	NA
St1	\$a3	7	multu	Unsigned Multiply	R	0x00	0x19	blez	Branch if Less Than or Equal to Zero	I	0x06	NA
St2	\$t0	8	div	Divide	R	0x00	0x1A	bne	Branch if Not Equal	I	0x05	NA
\$t3	\$t1	9	divu	Unsigned Divide	R	0x00	0x1B	div	Divide	R	0x00	0x1A
Std	\$t2	10	add	Add	R	0x00	0x20	divu	Unsigned Divide	R	0x00	0x1B
St5	\$t3	11	addu	Add Unsigned	R	0x00	0x21	j	Jump to Address	J	0x02	NA
\$t6	\$t4	12	sub	Subtract	R	0x00	0x22	jal	Jump and Link	J	0x03	NA
St7	\$t5	13	subu	Unsigned Subtract	R	0x00	0x23	jr	Jump to Address in Register	R	0x00	0x08
Seb	\$t6	14	and	Bitwise AND	R	0x00	0x24	1b	Load Byte	I	0x20	NA
Seb	\$t7	15	or	Bitwise A SS10nment	P	10:00	PRO 1	ltu V	Control of the last good 10	I	0x24	NA
\$52 18 slt Set to 1 if Less Than R 0x00 0x2A lui Load Upper Immediate I 0x0F NA slt Set to 1 if Less That Intiper (	\$s0	16	xor		R	0x00	0x26	1h	Load Halfword	I	0x21	NA
\$\$3	\$s1	17	nor	Bitwise NOR (NOT-OR)	R	0x00	0x27	1hu	Load Halfword Unsigned	I	0x25	NA
\$ 20	\$s2	18	slt	Set to 1 if Less Than	R	0x00	0x2A	lui	Load Upper Immediate	I	0x0F	NA
\$55	\$s3	19	sltu	Set to 1 if Less Then Intigned	P	<b>T</b> 0 <b>K</b> 00	9x2B	dur c	koad Herd	I	0x23	NA
\$56	\$s4	20	j	Jump to Address IIII JS.//	J.J	0x02	NA CLI	mrco	Move from Coprocessor 0	R	0x10	NA
\$57 23 bne Branch if Not Equal	\$s5	21	jal	Jump and Link	J	0x03	NA	mfhi	Move from HI Register	R	0x00	0x10
\$t8 24 blez Branch if Less Than on and to 270 Ct addit Public While Whil	\$s6	22	beq	Branch if Equal	I	0x04	NA	mflo	Move from LO Register	R	0x00	0x12
\$t9	\$s7	23	bne	Branch if Not Equal A 3 3 111	I	10 k05	NA	mult	Multiply	R	0x00	0x18
\$k0 26 addiu Add Unsigned Immediate I 0x09 NA or Bitwise OR Immediate I 0x00 NA slt i Set to 1 if Less Than Immediate I 0x08 NA sb Store Byte I 0x22 NA slt i Set to 1 if Less Than Unsigned Immediate I 0x00 NA sh Store Halfword I 0x00 0x00 0x00 0x01 Bitwise XOR (Exclusive-OR) Immediate I 0x00 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 NA slt Set to 1 if Less Than Immediate I 0x00 NA sh Store Halfword I 0x00 0x00 0x00 0x01 Bitwise XOR (Exclusive-OR) Immediate I 0x00 NA slt Set to 1 if Less Than R 0x00 0x00 0x00 0x01 Unit Load Upper Immediate I 0x00 NA slt Set to 1 if Less Than Immediate I 0x00 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less Than Unsigned Immediate I 0x00 0x20 NA slt Set to 1 if Less T	\$t8	24	blez	Branch if Less Than on Lquatto ZVr	A	0 kg 6	NA D	mu1¥u√	Unsigned Waltiply	R	0x00	0x19
\$k1 27 slti Set to 1 if Less Than Immediate I 0x00 NA sb Store Byte I 0x22 NA sb Store Byte I 0x29 NA sb Store Bitwise OR Immediate I 0x00 NA sh Store Halfword I 0x29 NA ori Bitwise OR Immediate I 0x00 NA sh Store Halfword I 0x29 NA slt Logical Shift Left R 0x00 0x20 NA slt Set to 1 if Less Than Immediate I 0x00 NA slt Set to 1 if Less Than R 0x00 0x20 NA slti Logical Shift Left R 0x00 0x20 NA slti Set to 1 if Less Than Immediate I 0x00 NA slti Set to 1 if Less Than Immediate I 0x00 NA slti Set to 1 if Less Than Immediate I 0x00 NA slti Set to 1 if Less Than Immediate I 0x00 NA slti Set to 1 if Less Than Unsigned Immediate I 0x00 NA slti Set to 1 if Less Than Unsigned Immediate I 0x00 NA slti Set to 1 if Less Than Unsigned R 0x00 0x20 NA Slti Set to 1 if Less Than Unsigned NA NA Slti Set to 1 if Less Than Unsigned NA	\$t9	25	addi	Add Immediate	I	0x08	NA _	nor	Bitwise NOR (NOT-OR)	R	0x00	0x27
Sign 28 sltiu Set to 1 if Less Than Unsigned Immediate I 0x0B NA sh Store Byte I 0x28 NA sh Store Halfword I 0x29 NA ori Bitwise OR Immediate I 0x0C NA sh Store Halfword I 0x29 NA ori Bitwise XOR (Exclusive-OR) Immediate I 0x0E NA slt Set to 1 if Less Than R 0x00 0x2A lui Load Upper Immediate I 0x0F NA slti Set to 1 if Less Than Immediate I 0x0B NA lb Load Byte I 0x20 NA sltiu Set to 1 if Less Than Unsigned Immediate I 0x0B NA lb Load Halfword I 0x20 NA sltiu Set to 1 if Less Than Unsigned Immediate I 0x0B NA lb Load Word I 0x21 NA sra Arithmetic Shift Right (sign-extended) R 0x00 0x2B lb Load Byte Unsigned I 0x24 NA sub Subtract R 0x00 0x22 lb Load Halfword Unsigned I 0x25 NA sub Unsigned Subtract R 0x00 0x23 sb Store Byte I 0x28 NA sw Store Word I 0x28 NA spitwise XOR (Exclusive-OR) R 0x00 0x26	\$k0	26	addiu	Add Unsigned Immediate	I	0x09	NA	or	Bitwise OR	R	0x00	0x25
\$sp 29 andi Bitwise AND Immediate I 0x0C NA sh Store Halfword I 0x29 NA ori Bitwise OR Immediate I 0x0D NA sll Logical Shift Left R 0x00 0x00 xori Bitwise XOR (Exclusive-OR) Immediate I 0x0E NA slt Set to 1 if Less Than R 0x00 0x2A lui Load Upper Immediate I 0x0F NA slti Set to 1 if Less Than Immediate I 0x0B NA slti Set to 1 if Less Than Unsigned Immediate I 0x0B NA lb Load Byte I 0x20 NA sltu Set to 1 if Less Than Unsigned Immediate I 0x0B NA lb Load Halfword I 0x21 NA sra Arithmetic Shift Right (sign-extended) R 0x00 0x2B lh Load Word I 0x23 NA srl Logical Shift Right (0-extended) R 0x00 0x02 lbu Load Byte Unsigned I 0x24 NA sub Subtract R 0x00 0x22 lhu Load Halfword Unsigned I 0x25 NA sub Unsigned Subtract R 0x00 0x23 sb Store Byte I 0x28 NA sw Store Word I 0x2B NA sh Store Halfword I 0x2B NA sh Store Halfword I 0x2B NA sw Store Word I 0x2B NA sh Ox00 0x26 limits Exclusive-OR) R 0x00 0x26 limits Exclusive-O	\$k1	27	slti	Set to 1 if Less Than Immediate	I	0x0A	NA	ori	Bitwise OR Immediate	I	0x0D	NA
ori Bitwise OR Immediate I 0x0D NA sll Logical Shift Left R 0x00 0x00 xori Bitwise XOR (Exclusive-OR) Immediate I 0x0E NA slt Set to 1 if Less Than R 0x00 0x2A lui Load Upper Immediate I 0x0F NA slti Set to 1 if Less Than Immediate I 0x0B NA mfc0 Move from Coprocessor 0 R 0x10 NA sltiu Set to 1 if Less Than Unsigned Immediate I 0x0B NA lb Load Byte I 0x20 NA sltu Set to 1 if Less Than Unsigned R 0x00 0x2B lh Load Halfword I 0x21 NA sra Arithmetic Shift Right (sign-extended) R 0x00 0x03 lw Load Word I 0x23 NA srl Logical Shift Right (0-extended) R 0x00 0x02 lbu Load Byte Unsigned I 0x24 NA sub Subtract R 0x00 0x22 lhu Load Halfword Unsigned I 0x25 NA subu Unsigned Subtract R 0x00 0x23 sb Store Byte I 0x28 NA sw Store Word I 0x2B NA sh Store Halfword I 0x29 NA xor Bitwise XOR (Exclusive-OR) R 0x00 0x26	\$gp	28	sltiu	Set to 1 if Less Than Unsigned Immediate	еI	0x0B	NA	sb	Store Byte	I	0x28	NA
xori Bitwise XOR (Exclusive-OR) Immediate I 0x0E NA slt Set to 1 if Less Than R 0x00 0x2A lui Load Upper Immediate I 0x0F NA slti Set to 1 if Less Than Immediate I 0x0A NA mfc0 Move from Coprocessor 0 R 0x10 NA sltiu Set to 1 if Less Than Unsigned Immediate I 0x0B NA lb Load Byte I 0x20 NA sltu Set to 1 if Less Than Unsigned R 0x00 0x2B lh Load Halfword I 0x21 NA sra Arithmetic Shift Right (sign-extended) R 0x00 0x03 lw Load Word I 0x23 NA srl Logical Shift Right (0-extended) R 0x00 0x02 lbu Load Byte Unsigned I 0x24 NA sub Subtract R 0x00 0x22 lhu Load Halfword Unsigned I 0x25 NA subu Unsigned Subtract R 0x00 0x23 sb Store Byte I 0x28 NA sw Store Word I 0x2B NA sh Store Halfword I 0x2B NA sor Bitwise XOR (Exclusive-OR) R 0x00 0x26	\$sp	29	andi	Bitwise AND Immediate	I	0x0C	NA	sh	Store Halfword	I	0x29	NA
lui Load Upper Immediate I 0x0F NA slti Set to 1 if Less Than Immediate I 0x0A NA mfc0 Move from Coprocessor 0 R 0x10 NA sltiu Set to 1 if Less Than Unsigned Immediate I 0x0B NA lb Load Byte I 0x20 NA sltu Set to 1 if Less Than Unsigned R 0x00 0x2B lh Load Halfword I 0x21 NA sra Arithmetic Shift Right (sign-extended) R 0x00 0x03 lw Load Word I 0x23 NA srl Logical Shift Right (0-extended) R 0x00 0x02 lbu Load Byte Unsigned I 0x24 NA sub Subtract R 0x00 0x22 lhu Load Halfword Unsigned I 0x25 NA subu Unsigned Subtract R 0x00 0x23 sb Store Byte I 0x28 NA sw Store Word I 0x2B NA sh Store Halfword I 0x29 NA xor Bitwise XOR (Exclusive-OR) R 0x00 0x26			ori	Bitwise OR Immediate	I	0x0D	NA	sll	Logical Shift Left	R	0x00	0x00
mfc0 Move from Coprocessor 0 R 0x10 NA sltiu Set to 1 if Less Than Unsigned Immediate I 0x0B NA lb Load Byte I 0x20 NA sltu Set to 1 if Less Than Unsigned R 0x00 0x2B lh Load Halfword I 0x21 NA sra Arithmetic Shift Right (sign-extended) R 0x00 0x03 lw Load Word I 0x23 NA srl Logical Shift Right (0-extended) R 0x00 0x02 lbu Load Byte Unsigned I 0x24 NA sub Subtract R 0x00 0x22 lhu Load Halfword Unsigned I 0x25 NA subu Unsigned Subtract R 0x00 0x23 sb Store Byte I 0x28 NA sw Store Word I 0x28 NA sh Store Halfword I 0x29 NA xor Bitwise XOR (Exclusive-OR) R 0x00 0x26			xori	Bitwise XOR (Exclusive-OR) Immediate	I	0x0E	NA	slt	Set to 1 if Less Than	R	0x00	0x2A
lb Load Byte I 0x20 NA sltu Set to 1 if Less Than Unsigned R 0x00 0x28 lh Load Halfword I 0x21 NA sra Arithmetic Shift Right (sign-extended) R 0x00 0x03 lw Load Word I 0x23 NA srl Logical Shift Right (0-extended) R 0x00 0x02 lbu Load Byte Unsigned I 0x24 NA sub Subtract R 0x00 0x22 lhu Load Halfword Unsigned I 0x25 NA subu Unsigned Subtract R 0x00 0x23 sb Store Byte I 0x28 NA sw Store Word I 0x28 NA sh Store Halfword I 0x28 NA sor Bitwise XOR (Exclusive-OR) R 0x00 0x26			lui	Load Upper Immediate	I	0x0F	NA	slti	Set to 1 if Less Than Immediate	I	0x0A	NA
1hLoad HalfwordI0x21NAsraArithmetic Shift Right (sign-extended)R0x000x031wLoad WordI0x23NAsrlLogical Shift Right (0-extended)R0x000x021buLoad Byte UnsignedI0x24NAsubSubtractR0x000x221huLoad Halfword UnsignedI0x25NAsubuUnsigned SubtractR0x000x23sbStore ByteI0x28NAswStore WordI0x28NAshStore HalfwordI0x29NAxorBitwise XOR (Exclusive-OR)R0x000x26			mfc0	Move from Coprocessor 0	R	0x10	NA	sltiu	Set to 1 if Less Than Unsigned Immediat	еI	0x0B	NA
lw Load Word I 0x23 NA srl Logical Shift Right (0-extended) R 0x00 0x02 lbu Load Byte Unsigned I 0x24 NA sub Subtract R 0x00 0x22 lhu Load Halfword Unsigned I 0x25 NA subu Unsigned Subtract R 0x00 0x23 sb Store Byte I 0x28 NA sw Store Word I 0x28 NA sh Store Halfword I 0x29 NA xor Bitwise XOR (Exclusive-OR) R 0x00 0x26			1b	Load Byte	I	0x20	NA	sltu	Set to 1 if Less Than Unsigned	R	0x00	0x2B
lbu Load Byte Unsigned I 0x24 NA sub Subtract R 0x00 0x22 lhu Load Halfword Unsigned I 0x25 NA subu Unsigned Subtract R 0x00 0x23 sb Store Byte I 0x28 NA sw Store Word I 0x2B NA sh Store Halfword I 0x29 NA xor Bitwise XOR (Exclusive-OR) R 0x00 0x26			1h	Load Halfword	I	0x21	NA	sra	Arithmetic Shift Right (sign-extended)	R	0x00	0x03
1huLoad Halfword UnsignedI0x25NAsubuUnsigned SubtractR0x000x23sbStore ByteI0x28NAswStore WordI0x28NAshStore HalfwordI0x29NAxorBitwise XOR (Exclusive-OR)R0x000x26			lw	Load Word	I	0x23	NA	srl	Logical Shift Right (0-extended)	R	0x00	0x02
sb Store Byte I 0x28 NA sw Store Word I 0x28 NA sh Store Halfword I 0x29 NA xor Bitwise XOR (Exclusive-OR) R 0x00 0x26			1bu	Load Byte Unsigned	I	0x24	NA	sub	Subtract	R	0x00	0x22
sh Store Halfword I 0x29 NA xor Bitwise XOR (Exclusive-OR) R 0x00 0x26			1hu	Load Halfword Unsigned	I	0x25	NA	subu	Unsigned Subtract	R	0x00	0x23
			sb	Store Byte	I	0x28	NA	SW	Store Word	I	0x2B	NA
sw Store Word I 0x2B NA xori Bitwise XOR (Exclusive-OR) Immediate I 0x0E NA			sh	Store Halfword	I	0x29	NA	xor	Bitwise XOR (Exclusive-OR)	R	0x00	0x26
			SW	Store Word	I	0x2B	NA	xori	Bitwise XOR (Exclusive-OR) Immediate	I	0x0E	NA

```
R Type: instr rd rs rt (arithmetic, logical)
      instr rd rt shamt (shifts)
31 26 25 21 20 16 15 11 10 6 5
             <- 5 bits -> <- 5 bits -> <- 5 bits -> <- 6 bits ->
                                                       funct
opcode
            rs
                                            shamt
I Type: instr rt rs immediate
                       (arithmetic, logical)
      branch rs rt immediate
                        (branches)
      instr rt immediate(rs) (loads, stores)
          Assignment Profect Exam Help
                                  immediate
opcode
                https://powcoder.com
J Type: j immediate (jumps)
                Add WeChat powcoder
                                                                  0
 <- 6 bits ->
```

opcode

immediate

	ASCI	I COD	ÞΕ					ASCI	I COD	E				ASCI	I COD	ÞΕ			-	ASCI	I COE	ÞΕ		
BIN		ОСТ	DEC	HEX	CHARACTER	В:	IN		ОСТ	DEC	HEX	CHARACTER	BIN		ОСТ	DEC	HEX	CHARACTER	BIN		ОСТ	DEC	HEX	CHARACTER
010	0000	40	32	20	space	e	ð11	1000	70	56	38	8	101	0000	120	80	50	Р	110	1000	150	104	68	h
010	0001	41	33	21	!	e	911	1001	71	57	39	9	101	0001	121	81	51	Q	110	1001	151	105	69	i
010	0010	42	34	22	II .	e	ð11	1010	72	58	3A	:	101	0010	122	82	52	R	110	1010	152	106	6A	j
010	0011	43	35	23	#	6	911	1011	73	59	3B	;	101	0011	123	83	53	S	110	1011	153	107	6B	k
010	0100	44	36	24	\$	6	911	1100	74	60	3C	<	101	0100	124	84	54	Т	110	1100	154	108	6C	1
010	0101	45	37	25	%	6	911	1101	75	61	3D	=	101	0101	125	85	55	U	110	1101	155	109	6D	m
010	0110	46	38	26	&	6	911	1110	76	62	3E	>	101	0110	126	86	56	V	110	1110	156	110	6E	n
010	0111	47	39	27	'	6	911	1111	77	63	3F	?	101	0111	127	87	57	W	110	1111	157	111	6F	0
010	1000	50	40	28	(	1	100	0000	100	64	40	@	101	1000	130	88	58	Х	111	0000	160	112	70	р
010	1001	51	41	29	)	1	100	0001	101	65	41	Α	101	1001	131	89	59	Υ	111	0001	161	113	71	q
010	1010	52	42	2A	*	$\Delta^1$	100	0010	102	66	42	t Pro	101	1010	132	90	5A	HAln	111	0010	162	114	72	r
010	1011	53	43	2B	+	43	100	001	103	67	43	ll £10	101	1011	133	G <sub>1</sub>	5B	TIVIP	111	0011	163	115	73	S
010	1100	54	44	2C	,	1	100	0100	104	68	44	D	101	1100	134	92	5C	\	111	0100	164	116	74	t
010	1101	55	45	2D	-	1	100	0101	105	69	45	/ E	101	1101	135	93	5D	]	111	0101	165	117	75	u
010	1110	56	46	2E		1	100	011	1.06	76	46/	/bew	CO	110	116	94	5 <b>E</b>	^	111	0110	166	118	76	V
010	1111	57	47	2F	/	1	100	0111	107	71	47	G	101	1111	137	95	5F	_	111	0111	167	119	77	W
011	0000	60	48	30	0	1	100	1000	110	72	48	H	110	0000	140	96	60	`	111	1000	170	120	78	Х
011	0001	61	49	31	1	1	100	1001	10	C <sup>*</sup>	29	/e€h	atio	1999)	W1	20	<del>de</del>	er a	111	1001	171	121	79	у
011	0010	62	50	32	2	1	100	1010	112	74	4A	J	110	0010	142	98	62	b	111	1010	172	122	7A	Z
011	0011	63	51	33	3	1	100	1011	113	75	4B	K	110	0011	143	99	63	С	111	1011	173	123	7B	{
011	0100	64	52	34	4	1	100	1100	114	76	4C	L	110	0100	144	100	64	d	111	1100	174	124	7C	
011	0101	65	53	35	5	1	100	1101	115	77	4D	М	110	0101	145	101	65	e	111	1101	175	125	7D	}
011	0110	66	54	36	6	1	100	1110	116	78	4E	N	110	0110	146	102	66	f	111	1110	178	126	7E	~
011	0111	67	55	37	7	1	100	1111	117	79	4F	0	110	0111	147	103	67	g	111	1111	177	127	7F	DEL

SERVICE	CODE IN \$v0	ARGUMENTS	RESULT
print integer	1	\$a0 = integer to print	
print float	2	\$f12 = float to print	
print double	3	\$f12 = double to print	
print string	4	\$a0 = address of null-terminated string to print	
read integer	5		<pre>\$v0 contains integer read</pre>
read float	6		\$f0 contains float read
read double	7		\$f0 contains double read
read string	8	<pre>\$a0 = address of input buffer \$a1 = maximum number of characters to read</pre>	See note below table
sbrk (allocate	0	dag number of butter to allegate	\$v0 contains address of allocated
heap memory) exit	9	\$a0 = number of bytes to allocate	memory
(terminate execution)	10		
print character	11	\$a0 = character to print	See note below table
read character	12		\$v0 contains character read
open file	Ass	\$a0 = address of null-terminated string containing filename Project E	Yvochtin tie en iptor (negative if error). See note below table
read from file	14	\$a0 = file descriptor \$a1 = address of input buffer \$b2 & maximum number of characters to read	<pre>\$v0 contains number of characters read (0 if end-of-file, negative if error). See note below table</pre>
write to file	15	\$ad File descriptor VV Sal = address of output buffer \$a2 = number of characters to write	TVB contains number of characters written (negative if error). See note below table
close file exit2	16	*Add WeChat pov	vcoder
(terminate	47		
with value)	17 Sough 17 an	\$a0 = termination result	See note below table
Services I thr		e compatible with the SPIM simulator, other s below the table. Services 30 and higher ar	e exclusive to MARS.
time (system time)	30		<pre>\$a0 = low order 32 bits of system time \$a1 = high order 32 bits of system time. See note below table</pre>
MIDI out	31	<pre>\$a0 = pitch (0-127) \$a1 = duration in milliseconds \$a2 = instrument (0-127) \$a3 = volume (0-127)</pre>	Generate tone and return immediately. See note below table
		\$a0 = the length of time to sleep in	Causes the MARS Java thread to sleep for (at least) the specified number of milliseconds. This timing will not be precise, as the Java implementation
sleep	32	milliseconds. \$a0 = pitch (0-127)	will add some overhead.
MIDI out synchronous	33	<pre>\$a1 = duration in milliseconds \$a2 = instrument (0-127) \$a3 = volume (0-127)</pre>	Generate tone and return upon tone completion. See note below table
<pre>print integer in hexadecimal</pre>	34	\$a0 = integer to print	Displayed value is 8 hexadecimal digits, left-padding with zeroes if necessary.
print integer in binary	35	\$a0 = integer to print	Displayed value is 32 bits, left-padding with zeroes if necessary.
print integer as unsigned	36	\$a0 = integer to print	Displayed as unsigned decimal value.

## MIPS Address Space (Not to Scale)

0xffff ffff	
	MMIO
0xffff 0000	
0x9000 0000	Kernel Data
0x7fff fe00	Stack
<b>A</b>	
ASS	ignment Project Exam Help
	1.44
0x1004 0000	https://powcoder.com
0x1001 0000	Static Data
	Add WeChat powcoder
0x0040 0000	
0.0000.0000	Reserved
0x0000 0000	