lecture 6

Sequential circuits 2

- T flipflops, counters and timers (finishing last lecture)

- register array Assignment Project Exam Help


https://powcoder.com

- RAM


Add WeChat powcoder

January 27, 2016

TODAY: from flip flops to RAM



T flip flop (toggle)




Q: What does this circuit do?


Assume falling edge triggered flip flops.

Qi is the clock input for flip flop i + 1.

Assignment Project Exam Help increases from left to right.

https://powcoder.com






Correction of incorrect claim made from last lecture (see below).

D flip flop ("rising edge triggered")

Assignment Project Exam Help




By putting the inverter on the first D latch, we would make Q change its value on the rising edge of the clock. There is no advantage to this, so for simplicity we will always work with falling edge triggered.

Assume **rising** edge triggered.

Q: What does the circuit do?

Assignment Project Exam Help





A: 0 7 6 5 4 3 2 1 0

Timer (count down)

lecture 6

Sequential circuits 2

- T flipflops, counters and timers

- register array frecall what a register is


https://powcoder.com

- RAM

Add WeChat powcoder

January 27, 2016


Register Array



In MIPS, there are 32 registers, and each is 32 bits. There is no signficance to the fact that the number of registers is the same as the number of bits per register.

2 - 4 2

Suppose the variables x, y, z are stored in registers.



How to read y and z?


How to write the result into x?

Recall idea from last lecture:


Use sets of D flip flops (register) to store numbers A and B.

Compute A + B usingstoment Project Exam Help circuit shown, and write the new value back into B. https://powcoder.com

For the next slide, we who i We Chat power rotate A and B so they are horizontall oriented and have 32 of them (not 2), each 32 bits (not 8).



ReadReg




There are $32 \times 32 = 1024$ data wires fed into the multiplexor. In fact, there are 32 separate 1 bit multiplexors, each using the same 5 bit selector code.

$$\chi = y + z$$

ReadReg1

specify which register is y



ReadReg2

specify which register is z

WriteEnable $\boldsymbol{\subset}$ decodesignment Project Exam Help WriteReg https://powcoder.com Add WeChat powcoder specify which register is x 32 from ALU WriteData


[ADDED SLIDE]

I neglected to mention in the lecture that the clock signal C is embedded in the WriteEnable signal. That is, WriteEnable = 1 if the clock C is 1. Note this is not an "if or only if", rather Assignment Project Exam Help


WriteEnable = https://powcoder.com


I won't write the Add West the future since it is understood that when we are working with registers, we always need a clock to synchronize the writes.


... putting those last two slides together....



Sometimes we write as follows (inputs on left, outputs on right).









For larger memory arrays, the multiplexor design is not physically feasible. You need N^2 wires coming out. But the side of the square array only grows with N.

An alternative approach? somehow have only 2N wires, namely a read and a write wire for each column.




Consider what happens for each of the N^2 flip flops.


All flip flops in a row (column) share the same horizontal (vertical) wire.




Tri-state Gate (not a logic gate)

- also known as a 'tri-state buffer'
- output can have values 0, 1, or none (voltages are low, high, or zero)






RowSelect MemWrite clock C



The idea is that only one row is connected to the ReadData line.

WriteData ReadData


RowSelect MemRead MemWrite clock C




We would not allow MemRead and MemWrite to both be 1 (not shown in circuit). Also, sometimes neither would be 1.

Data

We have been thinking of reading or writing an entire row.



Let's next select only a single row and column.



```
1 \text{ bytes} = 8 \text{ bits}
1 \text{ KB} = 2^10 \text{ bytes ("kilo")}
1 MB = A2820nbyetets Project Exam Help
1 GB = 2<sup>3</sup>ttpsi/powcoder.com
1 TB = 2<sup>40</sup> WeChat powcoder tera"
1 PB = 2^50  bytes ("peta")
1 EB = 2^60  bytes ("exa")
```

