lecture 4

Combinational logic 2

- ROM
- arithmetic circuits
- arithmetic logic unit (ALU)

January 20, 2016

Last lecture: truth tables, logic gates & circuits



Recall multiplexor (selector)

$$Y = \overline{S} \cdot A + S \cdot B$$



if S
  Y = B
else
  Y = A

We will use this several times later.

"Read-only Memory"

(leftover topic from last lecture)

A_1	A_0	Y_2	Y_1	Y_0
0	0	0	1	1
0	1	1	0	1
1	0	0	0	0
1	1	1	0	0

address data

Sometimes we can think of a circuit as a "hardwired" memory (read only).

Note: the order of the A_1 A_0 variables matters.



Recall: binary arithmetic



Notes:

- Co = 0
- A, B could represent signed or unsigned numbers

Let's build an "adder" circuit.



A_0	B_0	S_0	C_1
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$S_0 =$

$C_1 =$

Half Adder

$$S = A \oplus B$$

$$C = A \cdot B$$



$C_{n-1} \ldots C_2 C_1 C_0$

$A_{n-1} \ldots A_2 A_1 A_0$

$B_{n-1} \ldots B_2 B_1 B_0$

$S_{n-1} \ldots S_2 S_1 S_0$

A_k	B_k	C_k	S_k	C_{k+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

full adder



Ripple Adder



If n = 32, then we can have a long delay as carries propagate through the circuit. We'll return to this later.



As I mentioned before.... the *interpretation* of the S bit string depends on whether the A and B bit strings are signed or unsigned.

However, the full adder circuit does not depend on whether A and B are signed or unsigned.

Overflow

We still might want to know if we have "overflowed" :

e.g. - if the sum of two positive numbers yields a negative

- if the sum of two negative numbers yields a positive

How can we detect these two cases ? (see Exercises 2)



TODO TODAY

- encoder
- decoder
- n-bit multiplexor
- fast adder
- ALU

Encoder



many bits

code
(few bits)

Encoder Example 1

panel with
five buttons



This assumes only one button can be pressed at any time.

panel with
five buttons



This allows two buttons to be pressed at the same time (and encodes the one with the highest index).

lowest

Encoder Example 2

panel with
ten buttons





display e.g. on a
digital watch,
calculator, etc.



Each light Li is turned on (1) by some set of button presses.

Each button b_k turns on (1) some set of lights.

Decoder





code word (in this example, it specifies which output is 1)



2-bit multiplexor

Also called a selector.
With 2 bits for the S you can selet between 2^2 or 4 inputs.



Notation:



More general example (2-bit multiplexor)



Selects from four n-bit inputs. For each Ai, Bi, Ci, Di, we replicate the circuit on the previous slide, but use the same decoder circuit.

n-bit multiplexor



We will next look at some examples of how multiplexors are used.

Recall the ripple adder.

The main problem is that it is slow.



How to speed up the adder ?



Instead of one 32 bit adder, think of two 16 bit adders.

We can compute the result of each, in half the time. (However, if C16 = 1, then we have to wait for it to ripple through.)

Fast Adder



Tradeoffs: we chop the time in half (almost, why?) but it increases the number of gates by more than 50% (why?). Note we can repeat this idea (recursion).

Subtraction

$$A_{n-1} \cdots A_2 A_1 A_0$$

$$= B_{n-1} \cdots B_2 B_1 B_0$$

$$S_{n-1} \cdots S_2 S_1 S_0$$

$$x - y = x + (-y)$$

Invert bits and add 1.







Invert bits and add 1.

When B_{invert} is 1, this adds 1 by setting C_0 to 1.

(And also each bit in B is inverted)

$A_{n-1} \ldots A_2 A_1 A_0$

$B_{n-1} \ldots B_2 B_1 B_0$

$S_{n-1} \ldots S_2 S_1 S_0$

$n = 32$



overflow



See Exercises 2

Let's include a bitwise AND and OR.



The idea here is that the multiplexor chooses between addition/ subtraction, bit-wise AND and bit-wise OR.

Arithmetic Logic Unit (ALU)