### Assignment Project Exam Help **XJCO3221 Parallel Computation**

https://powcoder.com

Add We Chat powcoder

<sup>&</sup>lt;sup>1</sup>p.k.jimack@leeds.ac.uk

### Assignment Project Exam Help

- Materials available for this module.
- Assisting to (3/governor) point deadines.
   How historical trends in computer architectures have lead to
- the current ubiquity of parallel machines.
- The three classes of crailed architecture we will look at Module overview

#### Module adminstration

# ASSIGNMENT TO SECTION TO A SINGLE THE PROPERTY OF THE PROPERTY

#### Worksheets

- **formative** is electronic definition of the property of the
- A new worksheet will appear on Minerva prior to lectures 2, 8 and 14 respectively.
- Specimen answers will appear on Minerva roughly 1 week
   artycl Corresponding left 10 DOWCOGET

#### Computer resources

- All computer assignments will be undertaken using the Cloud
- Accounts have been created for you: ONLY use for work relating to THIS module
- Access details provided as part of worksheets/assignments

#### Other support

## Project Exam Help There is a forum for each part of the module.

- Post your queries relating to lectures, worksheets, Interpretation of the same guidance.

  • Ensure everyone sees the same guidance.
- Check first your query has not already been answered.

### Labs Add WeChat powcoder

- For you to practice coding exercises (worksheets) and courseworks.
- Please see Joint School for locations/times.

### Assessments (summative)

### Assignment-Project-Exam Help

- 50% spread over 3 items of coursework.
- 50% in a closed book exam.

### https://powcoder.com

Each coursework is code-only submissions via Minerva.

• Please test your submissions on the cloud service – even if your even computer! der

Each worksheet covers similar material to each coursework, so attempting the current worksheet prior to the assignment will help you significantly with the next coursework.

#### Coursework schedule and deadlines

# Assignmental Project Exam Help 1 15% 15<sup>th</sup> March Tuesday 29<sup>th</sup> March Tuesday 19<sup>th</sup> April 1 20% 5<sup>th</sup> April Tuesday 19<sup>th</sup> April 1 20% 5<sup>th</sup> April Tuesday 19<sup>th</sup> April 1 Tuesday 19<sup>th</sup> April 1 Tuesday 19<sup>th</sup> April

Before attempting the courseworks you should familiarise yourself

with the relevant witerial Coursework	hat powcoder
1	Lecture 6
2	Lecture 11
3	Lecture 16

#### Language

### Assignment Project Exam Help

- We will cover three different parallel libraries/API's, and the only languages that cover **all** of them are C/C++.
- · https://poweoder.com+.
- Will provide starting codes in C for each coursework.
- Coursework submissions must be in C.

### Add WeChat powcoder If you have not programmed in C for a while you may like to revise

If you have not programmed in C for a while you may like to revise XJCO1711 Procedural Programming.

We will mostly use loops, conditionals, arrays and pointers.

#### Books

# Signment Project Exam He Farallel Programming, Wilkinson and Allen (Pearson).

- Old (2<sup>nd</sup> ed. 2005), covers CPU architectures but not GPU.
- Many examples, though some only schematic. https://poweeder:com
- Structured Parallel Programming, McCool, Robison and Rainders (Morgan-Kauffinan, 2012).

  Addition, focuse of patterns of particular particula
  - Few code examples, mainly for shared memory systems.
  - eBook available via the library.

Books for specific architectures will also be mentioned when introduced. You do not need to buy any of these books.

### Why this module?

# Assignment Project Exam Help three classes of parallel architecture.

- Software must be parallelised to use these resources.

  1113 Sthe jot of the Word mer & Iyo COM
- Popular APIs/frameworks are constantly changing.
  - No point focusing on any one as it may not last.
- Need to develop pertable skills in parallel algorithm design that can be applied to current and future APIs, frameworks and architectures.

<sup>&</sup>lt;sup>1</sup>With very few exceptions, e.g. feature phones etc.

#### Objectives and learning outcomes

### A Shipetives: This module will introduce the jundamental skills and parallel computer software.

**Learning outcomes**: On successful completion of this module a student will have demonstrated the ability to:

- · Rectificancep Departic Order Indication
- Apply parallel design paradigms to serial algorithms.
- Evaluate and select appropriate parallel solutions for real world protent. We Chat powcoder
- Generalise parallel concepts to future hardware and software developments.


**Skills outcomes**: Programming, design, performance measurement, evaluation.

### Assignment Project Exam Help This module covers the following 3 topic areas:

is module covers the following 5 topic areas

- Parallel programming design patterns: Work pools, data parallelism synchronisation, locks, MapReduce and atomic instructions.
- Parallel computation models: shared memory parallelism (SMP), distributed memory parallelism and general purpose graplics processing that (GPQFU) DOWCOCET
- Common frameworks: OpenMP, Message passing interface (MPI) and OpenCL.

### Background and motivation



#### Moore's law

### A Sign for Forder Moore in Dertha imprirical observation that Intelp number of transistors on a chip doubles every 18-24 months.

This is known as Moore's law and holds to this day.

https://powcoder.com




http://www.startupinnovation.org/research/moores-law

Component cost versus

eChat powercompoders

 Exponential increase of the most cost-effective number of components. Processor speeds also used to follow Moore's law, but stopped around 15 years ago at  $\approx 3.3 \text{GHz}$  (ignoring overclocking). SSISnument Project Expanded Help Transistors per chip, 700 Clock speed (max), MHJ Thermal design power\*, w dates, selected



http://www.economist.com/technology-quarterly/2016-03-12/after-moores-law

Trends in computing technology

### Limitations on clock speed

### periesed frequencies result in greater leakate and greater rover period $P = \alpha c_L V^2 f$

- *P* is the processor's power consumption.
- https://powcoder.com
- f is the frequency.


### • Rapid increase that exceeds 100 for $f \approx 3.3 \, \text{GHz}$ .

- Unsustainable even with sophisticated cooling technology.

<sup>&</sup>lt;sup>1</sup>You don't need to learn this equation [which was taken from *Parallel* Programming, 2<sup>nd</sup> ed., Rauber and Rünger (Springer, 2013)].

#### ILP: Instruction Level Parallelism

### A Shortage building the lime motivagle colour ativa and the lime motivagle colour ativage and the lime motivagle colour ativage and the lime motivagle colour ativage and the lime motivage at lime motivage at lime at lime motivage at lime at l



This **instruction level parallelism** (ILP) is **limited** to around 10-20 instructions.

• We say it does not scale.

Trends in computing technology Architectural improvements Classes of parallel architecture Key concepts in parallel architecture:

#### Multi-core CPUs (Lectures 2-7)

### A SThese architectural improperate did not reduite changes to tole 1p

Each improvement has limitations that have not been overcome.


Starting atom \$2005, this to confuse machine pay peen multi-core, where each core has distinct control flows.

• For a few cores, can run applications simultaneously.

With revolution having the state of the stat

- Single applications need to use multiple cores.
- Requires new program logic.

### Clusters / Supercomputers (Lectures 8-13)



### GPGPU (Lectures 14-19)

### A Signification of the development of graphics accelerators:

• Chips specialised to computations for 2D/3D graphics.

In 2011 Will Selease Die flow Grade Grif coabeld general purpose calculations using its CUDA architecture.

- GPGPU = General Purpose Graphics Processing Unit.
- · Mydiorith metripoweoder

Suitable for other applications including machine learning.

- GPUs are part of the deep learning revolution.
- Now have dedicated neural processing units (NPUs).

#### Precedent from nature

### Assignment Project Examilelp

 $\underline{\mathsf{If}}$  regarded as a computer, it would be **massively parallel**:

- Synapse speeds are about CODE COM 5 ms, so the clock speed would be less than 1kHz.
- We have about  $10^{11}$  new cold, leach wanted at  $10^4$  others.
- The current fastest supercomputer has  $\approx 10^7$  cores.



http://scitechconnect.elsevier.com

Key concepts in parallel architectures

#### Parallel *versus* concurrent

# Assignment of the line the same time frame.

- i.e. a multi-tasking OS, where processes are swapped in and Htwithout the /Iser noticing coder.com
- Possible on a single-core architecture

Whereas parallel applications actually perform calculations simultantely of a parallel artiflection of the control of the cont

Parallelism implies concurrency, but **not** vice versa, i.e.

**Parallel** ⊂ **Concurrent** 


Architectural improvements
Classes of parallel architecture
Key concepts in parallel architectures

#### Shared versus distributed memory

# A Shafed memory Project Examp Help of main memory. Of the total memory.

eg., multi-core CPU.

nttps://powcoder.com.



#### Computation *versus* communication

### Assignment Project Exame Help

Fast: Registers for each processing unit.

- · https://powcoder.com
- Main memory to cache memory.
- Fast communication in high-performance clusters (e.g. Inhibited, Gevire her let at powcoder

  • Local area network communication (e.g. Ethernet).
- File I/O.

**Slow: Wide area** network communication (e.g. the internet).

### Flynn's taxonomy<sup>1</sup>

Assignment Project Exam Help

Acronym	Instruction/data	Examples
	streams	
sishtti	Single / Instruction	oder.com
SIMD	<u>S</u> ingle <u>Instruction</u> ,	GPU (also SIMT; c.f. Lec-
A -	<u>M</u> ultiple <u>D</u> ata	ture 14)
MIM	[Multiple Astruction]	MIN COLOR CO
	<u>M</u> ultiple <u>D</u> ata	percomputer
MISD	<u>M</u> ultiple <u>I</u> nstruction,	Specialist hardware only
	<u>S</u> ingle <u>D</u> ata	

<sup>&</sup>lt;sup>1</sup>Flynn, *IEEE Transactions on Computers* **21**, 948 (1972).

#### Module overview

Assignment Project Exam Help

1	Introduction
2-7	Shared memory parallelism
https:	/with Open MP oder com
8-13	Distributed memory parallelism
	MPI-C
Add	Work eet 2 ad Con ever COCET
14-19	General purpose GPU
	OpenCL (a C-based language)
	Worksheet 3 and Coursework 3
20	Module review

#### Next lecture

### Assignment Project Exam Help

Next lecture is the first of six on shared memory parallelism:

- Relevant to multi-core architectures, such as on modern latters desktops, tablet Vinc police COM
- Overview typical hardware architecture, including memory cache.
- · LAKE GIMEN TO BE THE TOTAL TO THE TOTAL TOTAL
- How to install and run OpenMP programs.