Assignment Project Exam Help

XJCO3221 Parallel Computation

https://powcoder.com

Peter Jimack

Add Wechitattepowcoder

Lecture 20: Summary

Previous lectures

nment Project Exam Help architecture after another.

- Shared memory CPU (with OpenMP); Lectures 2-7.

 Distributed memory CPU (with OpenMP); Lectures 2-7.
- General purpose GPU (with OpenCL); Lectures 14-19.

The practical dements of the most is provided as the practical dements of the most is provided as the practical dements of the most is provided as the practical dements of the practical dements of the most is provided as the practical dements of the practical demands of worksheets and courseworks) also followed this structure.

 Some mentions were out-of-order, e.g. OpenMP barriers mentioned in Lectures 11 and 17.

Today's lecture

Assignment Project Exame Help that transcend particular architectures.

- Architectures, parallel frameworks etc. will change in future.
- attps://paw/coderiucom

In this final lecture we will summarise all of the material by parallel correct an partition with coder

Easier to see the commonalities.

At the end I'll also spend a few minutes talking about the **Final** assessment for the module!

Why parallel? Lectures 1 and 4

Assignment Project Exam Help

Parallel hardware allows simultaneous computations.

- Necessary to improve performance as clock speeds limited by the land of the
- Subset of **concurrency**, which is 'in the same time frame' but could be *e.g.* time-sharing on a single core.

Add WeChat powcoder

Want to attain good **scaling** - decrease in parallel computation time t_p for increasing number of **processing units** (threads, processes etc.) p.

Measuring parallel performance Lecture 4

Ssignment Project Exam Help and efficiency E

Achieving S = p (i.e. E = 1) usually regarded as ideal, but difficult to the vertex derivative of the vertex P and P are P and P are P and P are P and P are P are P and P are P are P and P are P and P are P and P are P and P are P are P are P and P are P are P are P and P are P are P and P are P are P and P are P and P are P are P and P are P are P and P are P and P are P are P and P are P are P and P are P and P are P are P and P are P and P are P and P are P are P and P are P are P are P and P

- Synchronisation, load balancing, communication, extra calculations, . . .
- Super-linear scaling S > p possible (but rare) due to memory cache.

Laws for maximum parallel performance Lectures 4, 19

Assignment Project Exam Help

- Covered by **Amdahl's law**: $S \leq \frac{1}{f + \frac{1-f}{2}}$.
- · https://powcoder.com

Weak scaling allows n to increase with p.

• Related to the Gustafson-Barsis law: $S \le p + f(1-p)$. Add We hat powcoder


The work-span model provides another estimate for the maximum *S* from task-graphs [Lecture 19].

• $S \le (\text{work})/(\text{span})$, with **work** and **span** determined from the task graph.

Loop parallelism and data dependencies Lectures 3, 5, 9, 15

Assignment Project Exam Help

- If there are no data dependencies, is data parallel or a map.
- Often referred to, as embarrassingly parallel.
- · https://powgoder.com



Synchronisation Lectures 7, 9, 11, 17

Assignment Project Exam Help All but the simplest parallel problems require synchronisation

between the processing units at one or more points.

- Often implemented as harriers or blocking communication.
- For instance, between levels of the binary tree in reduction.

Can lead to reduced performance.

• A hektra deathns harted Dowes Odestion.

Can also lead to deadlock [Lectures 7, 9].

• When one or more processing units wait for a synchronisation even that never occurs.

Load balancing and task parallelism Lectures 13 and 19

Assignment Project Exam Help

Idle time is an example of poor load balancing [Lecture 13].

- Want processing units to never be idle good load balancing.
- Intipos /s/tipos wecas de Incomessing unit is active at a time.

Can improve that a proposed to processing units as soon as they become idle.

• This is an example of dynamic scheduling; can also be static.

A sparille in the project knew at the Help

• Increasingly supported by modern parallel frameworks.

https://powcoder.com In general, there will be dependencies between the tasks.

- Can represent as a **task graph**, with **nodes** representing tasks and **dilected edges** (endted the dependencies
- For tasks that take the same time can define the work as the total number of tasks, and the span as the length of the critical path.

Data reorganisation Lecture 10

Assignment Project Exam Help

Parallel data reorganisation can be indexed by **read** locations ('gather'), or by **write** locations ('scatter').

https://powcoder.com In shared memory systems need to worry about collisions, an example of a data race (see later).

In distributed menoy systems and explained the communication methods that are usually provided.

- One-to-many, many-to-one (also many-to-many).
- e.g. broadcasting, scattering and gathering.

Parallel hardware

Parallel hardware

Lectures 2, 8, 14, 16

ment Project Exam F

- Nodes with one or more multi-core CPUs plus one or more
- property /power and the comment of t

Most multi-core CPUs usually have memory cache, with issues of cache Address cylinder Sharing [Lecture 2] coder

Network connectivity affects communication times, with **hypercube** often used [Lecture 8].

GPU's most suited for data parallel problems and have multiple types of **memory** [Lectures 14, 16].

Data races / race conditions

Lectures 5, 6, 18

Assignment Project Exam Help

A data race potentially arises when two or more processing units read the same memory location, and at least one writes to it.

- the psi / power of the month of the property of the property
- Can lead to non-deterministic behaviour.

Can chiefing Wie Cenat powcoder

- Exclusive access by a single processing unit.
- Simple critical regions can be implemented more efficiently (*i.e.* by compiler and hardware) as **atomics**.

Parallel hardware

Data races / race conditions

Explicit communication

Latency hiding

Lower level control Lectures 7, 18

Assignment Project Exam Help

At a lower level, critical regions are controlled by **locks** or **mutexes**.

- https://powcoder.com
- Improper use of multiple locks can result in deadlock.

At an even lower level, locks can be impremented using atomic exchange and atomic compare-and-exchange [Lecture 18].

• Lock-free data structures are desirable whenever possible.

Parallel hardware
Data races / race condition
Explicit communication
Latency hiding

Explicit communication Lectures 9, 10, 12, 15, 19

Assignment Project Exam Help If memory is distributed (in some sense), may need to use explicit

If memory is distributed (in some sense), may need to use **explicit communication**.

- · Inttps://piowcoder.com
- Also one-to-many etc., i.e. collective communication
- Between CPU and GPU, i.e. host and device.

Communicated caree Chat powcoder

- **Blocking**: Returns once all resources safe to re-use.
- Synchronous: Does not complete until sender and receiver start their communication operations.

Parallel hardware
Data races / race condition
Explicit communication
Latency hiding

Latency hiding Lectures 12, 19

ssignment Project Exam Help Can improve performance by overlapping communication with computation:

- Reduces the communication overhead.
- . nups://pawcoder.com

Often used with domain partitioning in HPC applications

[LectuA1dd WeChat powcoder

Can also overlap host-device communication with computation on a GPU [Lecture 19].

 Can also perform calculations on host and device simultaneously.

The end

Assignment Project Exam Help

This is the end of the material for XJCO3221 Parallel https://poweroder.com

I will now say a few words about the mal assessment exam for this module...

The final assessment

Assignement xantoject boxammHelp Tuesday 17th May 2022...

- It will be available via the "Final assessment" tab in Minerva from 1600 on 17th May Conder pacros per about the "Final assessment" tab in Minerva
 - You must upload your solutions as a single PDF file by 1800 on 17th May (unless you have been granted additional time)
- It is an "open took example tour with receive no credit for copying material directly from your lecture notes!
- Your overall module grade will be the sum of your scores on the 3 courseworks and your score (out of 50) on this final assessment
 - Hence the final assessment is worth 50% of the total marks

The final assessment (continued)

Assignment Project Exam Help The paper will consist of two questions worth 25 marks each

- - So you should aim to spend about an hour on each
- To help you prepare have provided past papers from the previous 4 years of Mineria COUCH. COIN
 - The 2020 and 2021 papers were both "open book" but the students were given more time to complete them - so the
 - A cuestions are longer than they will be this year of the 18 and 2019 papers were both 2 hour expire in wever they were "closed book" - so some sections are pure "recall" questions
- See the announcement on Minerva for some further advice

Your revision questions

Assignments Project Exame Help

- I will be available then to answer any questions that you may
- httaye on any aspect of the module er compenses you to attend so that you can hear other people's questions (and my responses)
 - There will also be a Zoom session at 1730 today (3rd May) if
- You already have any questions for me! What any questions that you post on any of the XJCO3221 Discussion Boards on Minerva prior to 1600 on 17th May
 - I will NOT answer any questions after the start of the final assessment!