Instructions:

Language of the Computer

https://powcoder.com

Add WeChat powcoder

Assembly Language vs. Machine Language

- Assembly provides convenient symbolic representation
 - much easier than writing down numbers
 - regular rule Assignmetion Project Exam Help
- Machine language interpretation of the language interpretati
 - e.g., destination is no longer first

Add WeChat powcoder

- Assembly can provide pseudo-instructions
 - e.g., move \$t0, \$t1 exists only in assembly
 - would be implemented using add \$t0, \$t1, \$zero
- When considering performance you should count actual number of machine instructions that will execute

Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 But with many aspects in common
- Early computers had year solution sets
 - Simplified implementation
- Many modern computers also have single instruction sets

The MIPS Instruction Set

- Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
 Assignment Project Exam Help
 Large share of embedded core market
- - Applications intopssuperveded conficent etwork/storage equipment, cameras, printers, ...
- Typical of many modern is As
 - See MIPS Reference Data tear-out card, and Appendixes B and E

Compute first twelve Fibonacci numbers and put in array, then print

```
.data
fibs: .word 0:12
                      # "array" of 12 words to contain fib values
size: .word 12
                      # size of "array"
.text
           la $t0, fibs
                                  # load address of array (Fib. source ptr)
                                  # load address of size variable
           la $t5, size
           lw $t5, 0($t5)
                                  # $t5 = 12
           li $t2, 1
                                  # 1 is first and second Fib. number
           add.d $f0, $f2Af8Signamentoubleortestnam Help
           sw $t2, 0($t0)
                                  \# F[0] = 1
           sw $t2, 4($t0)
                                 _{1}#_F[1] = F[0] = 1
                                  #ttps://powcoder.com
#counter for loop, will execute (size-2) times
           addi $t1, $t5, -2
           lw $t3, 0($t0)
                                  # Get value from array F[n]
loop:
                                  A Get have to the third to the coder
           lw $t4, 4($t0)
           add $t2, $t3, $t4
                                  # $t2 = F[n] + F[n+1]
                                  # Store F[n+2] = F[n] + F[n+1] in array
           sw $t2, 8($t0)
                                  # increment address of Fib. number source (ptr)
           addi $t0, $t0, 4
           addi $t1, $t1, -1
                                  # decrement loop counter
           bgtz $t1, loop
                                  # repeat if not finished yet.
           la $a0, fibs
                                  # first argument for print (array)
           add $a1, $zero, $t5
                                  # second argument for print (size)
           jal print
                                  # call print routine.
                                  # system call for exit
           li $v0, 10
                                  # we are out of here.
           syscall
```

Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- MIPS instractionment Project Exam Help

 - Encoded as 32-bit instruction words

 https://powcoder.com

 Small number of formats encoding operation code (opcode), register numbers powcoder
 - Regularity!

Convention for Registers

Name	Register number	Usage	
\$zero	0	the constant value 0	
\$v0-\$v1	2-3	values for results and expression evaluation	
\$a0-\$a3	4-7.	arguments Light	
\$t0-\$t7	A 551 g 1111 e	arguments nt Project Exam Help temporaries	
\$s0 - \$s7	16-23 _{ttps} .	%pyedcoder.com	
\$t8-\$t9	24-25	more temporaries	
\$gp	28 Add V	Melahpointouwcoder	
\$sp	29	stack pointer	
\$fp	30	frame pointer	
\$ra	31	return address	

Register 1, called \$at, is reserved for the assembler; registers 26-27, called \$k0 and \$k1 are reserved for the operating system.

So far

• <u>Instruction</u> <u>Format</u> <u>Meaning</u>

```
add $s1,$s2,$s3 R $s1 = $s2 + $s3
sub $s1,$s2,$s3 R $s1 = $s2 - $s3
lw $s1,100($s2) I $s1 = Memory[$s2+100]
sw $s1,100($s2) I Memory[$s2+100] = $s1
bne $s4,$s5,Lab1 I Next instr. is at Lab1 if $s4 != $s5
beq $s4,$s5,Lab2
j Lab3 J
```

• Formats:

https://powcoder.com

		$\mathbf{A}_{\mathbf{C}}$	ld WeC	hat pov	vcoder	
R	ор	rs	rt	rd	shamt	funct
I	ор	rs	rt	16	oit addre	ess
J	op		26 1	bit addr	ess	

11 11 11 1

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination Assignment Project Exam Help

```
add a, bhttps://poweoder.com
```

- All arithmetic operations that the this work der
- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

MIPS Arithmetic

- All MIPS arithmetic instructions have 3 operands
- Operand order is fixed (e.g., destination first)

Assignment Project Exam Help

• Example:

https://powcoder.com

C code: $A \stackrel{\triangle}{=} B \stackrel{\triangle}{+} C$

Add WeChat powcodempiler's job to associate

MIPS code: add \$50, \$51, \$52 variables with registers

Constants

• Small constants are used quite frequently (50% of operands)

```
e.g., A = A + 5;
B = B + 1:
C = C - 18:
```

- Solutions? Will these work?
 create hard wired resisters (like \$zero) for jest Exam Help
 - put program constants in memory and load them as required

https://powcoder.com

MIPS Instructions:

```
addi $29, $29, 4
slti $8, $AddoWeChat powcoder
andi $29, $29, 6
ori $29, $29, 4
```

How to make this work?

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
 - Cannot be overwritten
 Assignment Project Exam Help
- Useful for commen properation setween registers

add \$t2, Add WeChat powcoder

MIPS R-format Instructions

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Instruction Assignment Project Exam Help
 - op: operation code (opcode)
 rs: first source register number

 - rt: second souport the second
 - rd: destination register number
 - shamt: shift amount (00000 for now)
 - funct: function code (extends opcode)

R-format Example

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, Assignment Project Exam Help

https://powcoder.com

		// DO WEL	ACL COL		
special	\$s1	\$s2	\$t0	0	add
	Add	WeChat	powco	der	
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

 $00000010001100100100000000100000_2 = 02324020_{16}$

MIPS Arithmetic

• <u>Design Principle 1</u>: simplicity favors regularity.

Translation: Regular instructions make for simple hardware!

• Simpler hardware reduces design time and manufacturing cost.

Assignment Project Exam Help

Of course this complicates some things...

```
https://pow.coder.com
E = F - A;
        Add WeChat powcode rode but complicate the
(arithmetic): add $s0, $t0, $s3
sub $s4, $s5, $s0
```

Allowing variable number of operands would simplify the assembly hardware.

Performance penalty: high-level code translates to denser machine code.

MIPS Arithmetic

 Operands must be in registers – only 32 registers provided (which require 5 bits to select one register). Reason for small number of registers:

Assignment Project Exam Help

 Design Principle 2: smaller is faster. Why?
 Electronic signals have to travel further on a physically larger chip increasing · Smaller is also cheaper! eChat powcoder

Simple MIPS instructions:

- MIPS
 - loading words but addressing bytes
 - arithmetic on registers only

Assignment Project Exam Help

• Instruction

Meaning

```
https://powcoder.com
add $s1, $s2, $s3 $s1 = $s2 - $s3
sub $s1, $s2, $s3 $s1 = $s2 - $s3
lw $s1, 100($s2)dd WeChat Rowcoder[$s2+100]
sw $s1, 100($s2) Memory[$s2+100] $\frac{1}{2}$$ $$$
```

must contain an address

Machine Language

- Consider the load-word and store-word instructions,
 - what would the regularity principle have us do?
 - we would have only 5 or 6 bits to determine the offset from a base register too little...
- <u>Design Principle 3</u>: Good design demands a compromise
- Introduce a new type of instruction format
 - I-type ("I" for Immediate) for data transfer instructions


MIPS I-format Instructions



- Immediate arithmetic and load store instructions
 - rt: destination or source register number
 - Constant: -24https2/4powcoder.com
- Address: offset added to base address in rs
 Add WeChat powcoder
 Design Principle 4: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible

Machine Language

- Instructions, like registers and words of data, are also 32 bits long
 - Example: add \$t0, \$s1, \$s2 #MARS
 - registers are numbered, e.g., \$t0 is 8, \$s1 is 17, \$s2 is 18 or in MIPS: add \$8, \$17, \$18
- Instruction Format Etype (18) For a kithmetic): Help



Immediate Operands

Constant data specified in an instruction

```
addi $s3, $s3, 4
```

Assignment Project Exam Help
• No subtract immediate instruction

- - Just use a neghtipescopstantoder.com

```
addi $s2, $s1, -1
Add WeChat powcoder
```

- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

AND Operations

- Useful to mask bits in a word
 - Select some bits, clear others to 0

Assignment Project Exam Help

	https://powco	der.com
\$t2	0000 0000 0000 0000 00	<mark>00 11</mark> 01 1100 0000
\$t1	Add WeChat 0000 0000 0000 0000 00	powcoder
ψιι	0000 0000 0000 0000 00	11 1100 0000 0000
\$t0	0000 0000 0000 0000 00	<mark>00 11</mark> 00 0000 0000

OR Operations

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

Assignment Project Exam Help

	https://powcoder.com
\$t2	0000 0000 0000 0000 00 <mark>00 11</mark> 01 1100 0000
	Add WeChat powender
\$ t1	0000 0000 0000 0000 00 11 11 00 0000 0000
\$t0	0000 0000 0000 0000 00 <mark>11 11</mark> 01 1100 0000

XOR Operations

- Useful to check to see if two words have the same bits
 - Set some bits to 1, leave others unchanged

Assignment Project Exam Help

	https://powcoder.com
\$t2	https://powcoder.com 0000 0000 0000 0000 1101 0000 0000
	Add WeChat powender
\$t1	Add WeChat powcoder 0000 0000 0000 0000 1101 0000 0000
\$t0	0000 0000 0000 0000 0000 0000 0000

NOT Operations

- Useful to invert bits in a word
- Change 0 to 1, and 1 to 0
 Assignment Project Exam Help
 MIPS has NOR 3-operand instruction
 - a NOR b == NOT (a OR b) powcoder.com

```
nor $t0, $t1, $zero Add WeChat powcoder
```


Register 0: always read as zero

```
0000 0000 0000 0000 0011 1100 0000 0000
$t1
```

```
1111 1111 1111 1100 0011 1111
```

Registers vs. Memory

- Arithmetic instructions operands must be in registers
 - MIPS has 32 registers
- Compiler associates variables with registers Assignment Project Exam Help
- What about programs with lots of variables (arrays, etc.)? Use memory, load/store operations to transfer data from memory to register if not enough registers spill registers to memory
- MIPS is a load/store architecture Add WeChat powcoder



Memory Organization

- Viewed as a large single-dimension array with access by address
- A memory address is an index into the memory array
- Byte addressing meanth attherefele Exams to byte of memory, and that the unit of memory accessed by a load/store is a byte https://powcoder.com

	AddW	JoChat povygodar
0	8 bits of data	eChat powcoder
1	8 bits of data	
2	8 bits of data	
3	8 bits of data	
4	8 bits of data	
5	8 bits of data	
6	8 bits of data	

. . .

Memory Organization

- Bytes are load/store units, but most data items use larger words
- For MIPS, a word is 32 bits or 4 bytes.



- 2³² bytes with byte addresses from 0 to 2³²-1
- 2³⁰ words with byte addresses 0, 4, 8, ... 2³²-4
 - i.e., words are aligned
 - what are the least 2 significant bits of a word address?

Load/Store Instructions

- Load and store instructions
- Example:

```
Assignment Project Exam Help Value Project Exam Help Value Offset address of Section (longlips://powcoder.com)

(arithmetic): add $t0, $s2, $t0

(store); We Chat powcoder
```

- Load word has destination first, store has destination last
- Remember MIPS arithmetic operands are registers, not memory locations
 - therefore, words must first be moved from memory to registers using loads before they can be operated on; then result can be stored back to memory

v[0] A MIPS Example • Can we figure out the assembly code? v[k]swap(int v[], int k); int temp; temp v[k+1]https://powcoder.com V|K+1] Add WeChat powcoder swap 2 \$2 sll # address of v[k]# \$15 = v[k]# \$16 = v[k+1]# \$16 $\rightarrow v[k]$ # \$15 $\rightarrow v[k+1]$ add lw 1w SW SW \$31 jr

#\$4-\$7 hold first 5 function arguments, i.e., \$4 = y[] (address)

Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs, rasignment Project Exam Help
 - if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, https://powcoder.com
 - if (rs != rt) branch to instruction labeled L1;
- j L1 Add WeChat powcoder
 - unconditional jump to instruction labeled L1

Control: Conditional Branch

- Decision making instructions
 - alter the control flow,
 - i.e., change the next instruction to be executed
- MIPS conditional branch instructions:

Addresses in Branch

- Further extend reach of branch by observing all MIPS instructions are a word (= 4 bytes), therefore word-relative addressing:
- MIPS branch destination address = (PC + 4) + (4 * offset) Assignment Project Exam Help

Because hardware typically increments PC early in execute cycle to point to next instruction https://powcoder.com

- so offset = (branch destination address PC 4)/4 → number of words offset
- MIPS does: offset = (branch destination address PC)/4

Control: Unconditional Branch (Jump)

MIPS unconditional branch instructions:

```
j Label
```

• Example:

```
if (i!=j). beq $s4, $s5, DoThis
h=Assignment Project Examaddesp3, $s4, $s5
else j DoThat
h=i-j;https://powcoeferieonsub $s3, $s4, $s5
DoThat:
```

• J-type ("J" for Jump) jastro cty e Colmet powcoder

```
• Example: j Label #25 instructions away
```

word-relative
addressing:
25 words = 100 bytes

000010	00000000000000000011001
6 bits	26 bits
ор	26 bit number

Addresses in Jump


• Word-relative addressing also for jump instructions

J op 26 bit address
Assignment Project Exam Help

- MIPS jump j instruction replaces lower 28 bits of the PC with A00 where A is the 26 bit address tipged propagate per 4 bits (sll by 2)
 - Example: if PC = 1011X (where X = 28 bits), it is replaced with 1011A00
 - there are 16(=24) partitions of the 232 size address space, each partition of size 256 MB (=228), such that, in each partition the upper 4 bits of the address is same.
 - if a program crosses an address partition, then a j that reaches a different partition has to be replaced by jr with a full 32-bit address first loaded into the jump register
 - therefore, OS should always try to load a program inside a single partition

Branching Far Away

• If branch target is too far to encode with 16-bit offset, assembler rewrites the code



Compiling if Statements i≠j j = j= = j? Else: • C code: f = q + hf = q - hif (i==j) f = g+h; else f = Arstignment Project Exam Help • f, g, ... in \$s0, \$s1, ... https://powcoder.com • Compiled MIPS code: bne \$s3, \$s4, Else add \$s0, \$s1, \$s2 Exit sub \$s0, \$s1, \$s2 Else: Exit:

Assembler calculates addresses

Compiling Loop Statements

while (save[i] == k) i += 1;

• C code:

```
• i in $s3, k in $s5, address of save[0] in $s6
           Assignment Project Exam Help

    Compiled MIPS code:

                https://powcoder.com
 Loop: sll $t1, $s3, 2 # shift left logical 2 bits:
                Add WeChat powcoder addr(save[i])
         add
                                # = addr(save[0]) + 4i
         lw
                $t0, 0 ($t1) # t0 = save[i] \rightarrow next element
          bne $t0, $s5, Exit # if (save[i] != k) exit
         addi $s3, $s3, 1 # i+= 1
                Loop
 Exit
```

Target Addressing Example


```
Assume Loop at location 80000 (i) $s3 sll 2 (t1)

0000 0000 (0)

while (save[i] == k) i += 1; 0001 0100 (4)

0010 1000 (8)

i k save[0] addr 0011 1100 (12)
```



- When bne instruction runs, PC is already updated by 4
- When executing bne command: PC = addr(bne) = 80012 + 4 = 80016 = next cmd
- Addr(Exit) = two hops from PC = 80016 + (2 * 4 (bytes per word)) = 80024

More Conditional Operations

- Set result to 1 if a condition is true
 Otherwise, set to 0
- slt rd, rs, rt
 if (rs < rt) rd Assignmento Project Exam Help
- slti rt, rs, constant

 if (rs < constant) rt ★11cel WeC+10ct powcoder

```
blt, bne: pseudo-instructions that can be executed as:
slt $t0, $s1, $s2 # if ($s1 < $s2)
```

Why are they not included in the ISA?

Branch Instruction Design

- Why not blt, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠
 Combining with branch involves more work per instruction, requiring a slower clock https://bowcoder.com
 - All instructions penalized!
- beq and bne are the common at a pewcoder
- This is a good design compromise

Signed vs. Unsigned for slt

```
S1t: set on less than
    \$1t \$t0, \$s0, \$s1 # if \$s0 < \$s1, then \$t0 = 1
•Signed comparison: slt, slti
•Unsigned compaignment Project Exam Help
Example
  https://powcoder.com

• $s0 = 1111 1111 1111 1111 1111 1111
  slt $t0, $s0, $s1 #signed
    -1 < +1 \implies \$t0 = 1
  sltu $t0, $s0, $s1 #unsigned
```

 $+4,294,967,295 > +1 \implies $t0 = 0$


Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift leftsign	meht Pro	ject Exam	Helpsll
Shift right	>>	>>>	srl
Shift right Bitwise AND	tps://pow	coder.com	and, andi
Bitwise OR A	dd WeCh	at powcod	er or, ori
Bitwise XOR	٨	٨	xor
Bitwise NOT	~	~	nor

Useful for extracting and inserting groups of bits in a word

Shift Operations




- shamt: how many pasitions/tookiftoder.com
- Shift left logical
 - Shift left and fill with doi: We Chat powcoder
 - sll by *i* bits multiplies by 2^{*i*}
- Shift right logical
 - Shift right and fill with 0 bits
 - srl by *i* bits divides by 2^{*i*} (unsigned only)

MIPS assembly language

			, ,	
Category	Instruction	Example	Meaning	Comments
	add	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers
Arithmetic	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers
i				
	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants
i	load word		\$s1 = Memory[\$s2 + 100]	Word from memory to register
i	store word A	signment skro	Membry [\$ X a 110b] Fred [Word from register to memory
Data transfer	load byte	lb \$s1, 100(\$s2)	\$s1 = Memory [\$s2 + 100]	
1	store byte		Memory[\$s2 + 100] = \$s1	Byte from register to memory
1	load upper immediate	luinstps 0,0/powc	soger com	Loads constant in upper 16 bits
	branch on equal	beq Asdd WeCha	if(\$plotx\$p2)ppler	Equal test; PC-relative branch
			PC P44 1000000	
1	branch on not equal		if (\$s1 != \$s2) go to	Not equal test; PC-relative
Conditional	!	!	PC + 4 + 100	
branch	set on less than	slt \$s1, \$s2, \$s3	if (\$s2 < \$s3) \$s1 = 1;	Compare less than; for beq, bne
1	!	!	else \$s1 = 0	
1	set less than	slti \$s1, \$s2, 100	if (\$s2 < 100) \$s1 = 1;	Compare less than constant
1	immediate	!	else \$s1 = 0	
	jump	j 2500	go to 10000	Jump to target address
Uncondi-	jump register	jr \$ra	go to \$ra	For switch, procedure return
tional jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call
i				

Register Usage

Register Number	Mnemonic Name	Conventional Use		Register Number	Mnemonic Name	Conventional Use
\$0	zero	Rermanently 0 ASSIGNMENT Project	-	\$24,\$25 Exam	\$t\$,\$t9	Temporary
\$1	\$at	Assembler Temporary (reserved)		\$26,\$27	\$k0,\$k1	Kernel (reserved for OS)
\$2,\$3	\$v0,\$v1	Value returned by a subroutine	e	1, COIII \$28	\$gp	Global Pointer
\$4-\$7	\$a0-\$a3	Arguments to a subroutine hat p		\$29 WCOd	\$sp	Stack Pointer
\$8-\$15	\$t0-\$t7	Temporary (not preserved across a function call)		\$30	\$fp	Frame Pointer
\$16-\$23	\$s0-\$s7	Saved registers (preserved across a function call)		\$31	\$ra	Return Address



MIPS assembly language

Category	Instruction	Example	Meaning	Comments
	add	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers
Arithmetic	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers
	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants
	load word	lw \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register
	store word	sw \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory
Data transfer	load byte	lb \$s1, 100(\$s2)	\$s1 = Memory[\$s2+100]	-
	store byte AS	signment & ro	Mentry Examinatel	Byte from register to memory
	load upper immediate	lui \$s1, 100	\$s1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits
		https://powo	oder.com	
	branch on equal	beg \$s1, \$s2, 25	if (\$s1 == \$s2) go to PC + 4 + 100 t powcoder if (\$s1 != \$s2) go to	Equal test; PC-relative branch
Conditional	branch on not equal	bne \$s1, \$s2, 25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
branch	set on less than	slt \$s1, \$s2, \$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
	set less than immediate	slti \$s1, \$s2, 100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than constant
	jump	j 2500	go to 10000	Jump to target address
Uncondi-	jump register	jr \$ra	go to \$ra	For switch, procedure return
tional jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

I/O Service Codes

MIPS Syscall Codes

Service	Code in \$v0	Arguments	Results
print_int	1,	\$a0 = integer to be printed	
print_float	2	\$f12 = float to be printed	1
print_double	Ass1g	nment Project Exam He	lp
print_string	4	\$a0 = address of string in memory https://powcoder.com	
read_int	5	https://powcoder.com	integer returned in \$v0
read_float	6	Add WeChat powcoder	float returned in \$v0
read_double	7		double returned in \$v0
read_string	8	\$a0 = memory address of string	
		input buffer	
		\$a1 = length of string buffer (n)	
sbrk	9	\$a0 = amount address in \$v0	
exit	10		

Input/Output

A number of system services, mainly for input and output, are available for use by your MIPS program.

SYSCALL System Services

- 1.Load the service number in register \$v0.
- 2. Load arguments values if any in \$20, \$21, \$410, \$12 as specified.
- 3. Issue the SYSCALL instruction.
- 4. Retrieve return values if any wrong result registers as specified. E.g.,

```
Print value in $t0 to console WeChat powcoder

li $v0, 1  # service 1 is print integer

add $a0, $t0, $zero  # load desired value into argument register

# $a0, using pseudo-op

syscall
```

I/O Example

```
Print double value in $t1 to console

li $v0, 3  # service 3 is print double

add $f12, $t1, $zero  # load desired value into argument register

Assignment Project Exam Fleip

syscall
```

https://powcoder.com

Add WeChat powcoder

```
.data
getInput: .asciiz "Input a value:
. text
li $v0,4
                              # Specifies the print string service
la $a0, getInput;
Assignment Project Exam. Help
syscall
                   https://powcoder.com
# specifies the read integer service
li $v0,5
                   Add WeChat powcoder
syscall
add $a0,$v0,$0
                              # $a0 = value read from read service
li $v0,1
                              # specifies the print integer service
syscall
li $v0,10
                              # specifies the exit service
                              # exits the program
syscall
```

Compute first twelve Fibonacci numbers and put in array, then print

```
.data
fibs: .word 0:12
                      # "array" of 12 words to contain fib values
size: .word 12
                      # size of "array"
.text
           la $t0, fibs
                                  # load address of array (Fib. source ptr)
                                  # load address of size variable
           la $t5, size
           lw $t5, 0($t5)
                                  # load array size
                                  # 1 is first and second Fib. number
           li $t2, 1
           add.d $f0, $f2Af8Signamentoubleortestnam Help
           sw $t2, 0($t0)
                                  \# F[0] = 1
           sw $t2, 4($t0)
                                 \#F[1] = F[0] = 1
                                  #ttps://powcoder.com
#counter for loop, will execute (size-2) times
           addi $t1, $t5, -2
           lw $t3, 0($t0)
                                  # Get value from array F[n]
loop:
                                  A Get have to the third to the coder
           lw $t4, 4($t0)
           add $t2, $t3, $t4
                                  # $t2 = F[n] + F[n+1]
                                  # Store F[n+2] = F[n] + F[n+1] in array
           sw $t2, 8($t0)
                                  # increment address of Fib. number source (ptr)
           addi $t0, $t0, 4
           addi $t1, $t1, -1
                                  # decrement loop counter
           bgtz $t1, loop
                                  # repeat if not finished yet.
           la $a0, fibs
                                  # first argument for print (array)
           add $a1, $zero, $t5
                                  # second argument for print (size)
           jal print
                                  # call print routine.
                                  # system call for exit
           li $v0, 10
                                  # we are out of here.
           syscall
```

Procedure Calling

- Steps required
 - Place parameters in registers
 - Transfex soitentemente Project Exam Help 2.
 - Acquire storage for procedure 3.
 - Perform procedure's operations of the Place result in register for caller 4.
 - 5.
 - Return to place of call WeChat powcoder 6.

Procedure Call Instructions

Procedure call: jump and link

- jal ProcedureLabel

 Address of following instruction public Exam Help
 - Jumps to target address
- Procedure return: jump register com

jr \$ra Add WeChat powcoder

- Copies \$ra to program counter
- Can also be used for computed jumps
 - e.g., for case/switch statements

• Example C code:

```
// procedure adds 10 to input parameter
int main(){
 int i, j;
 i = 5;
 j = add10(i)Assignment Project Exam Help
 i = j;
                  https://powcoder.com
 return 0;
                  Add WeChat powcoder
int add10(int i) {
return (i + 10);
```

```
• $a0 - contains argument of function
• $v0 - contains return value of function
```

```
.text
      main:
                                         add10:
       addi $s0, $0, 5 # i=5
       add $a0, $s0, $0 # arg =5
                 Assignment Project Exam Hefp<sup>0,0($sp)#i=5 to</sup>
       jal add10
       add $s1, $v0, $0 # https://powcoder.com addi $s0,$a0,10 #$s0=15
 argumentd $50, $51, $0 # i=j
 to function
                       Add WeChat j
    li $v0, 10 control
Call func syscall
                   after call
                                        Low address
                            system code
                            & call to
```

save register in stack, see figure below

addi \$sp, \$sp, -4 memory)

add \$v0, \$s0, \$0 #i=15

Content of \$s0 i=5


High address

MIPS: Software Conventions for Registers


```
callee saves
0
                          zero constant 0
                                                                                                                                                                                                       Project Exam Help
1
                           at
                                                                 reserved for assembler
2
                                                     returned to the continuous returned to the conti
3
                          a0
                                                     arguments to function
                                                                                                                                                                                                                                             25 t9
4
                                                                                                                                                                                                                                                                                                                    erved for OS kernel
5
                           a1
6
                          a2
                                                                                                                                                                                                                                             27
                                                                                                                                                                                                                                                                      k1
                           <u>a3</u>
                                                                                                                                                                                                                                             28
                                                                                                                                                                                                                                                                                                  pointer to global area
                                                                                                                                                                                                                                                                      gp
8
                          t0
                                                     temporary: caller saves
                                                                                                                                                                                                                                                                                                 stack pointer
                                                                                                                                                                                                                                             29
                                                                                                                                                                                                                                                                      sp
                                                     (callee can clobber)
                                                                                                                                                                                                                                             30
                                                                                                                                                                                                                                                                                                 frame pointer
15
                         t7
                                                                                                                                                                                                                                             31
                                                                                                                                                                                                                                                                                                   return address:
                                                                                                                                                                                                                                                                                                     caller saves
```

Memory Layout

- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and stripped ect Exam Help
 - \$gp initialized to address allowing ±offsetspint/pthis/coder.com segment $1000\ 0000_{hex}$
- 0
 - E.g., malloc in C, new in Java
- Stack: automatic storage



Local Data on the Stack



- Variables that are local to a procedure but do not fit into registers (e.g., local arrays, structures, etc.) are also stored in the stack. This area of the stack is the frame. The frame pointer \$fp points to the top of the frame and the stack pointer to the bottom. \$fp does not change during procedure execution, unlike the stack pointer, so it is a stable base register from which to compute offsets to local variables.
- Use of the frame pointer is optional. If there are no local variables to store in the stack it is not efficient to use a frame pointer.

Procedures (recursive)

```
.text
                                                         slti $t0, $a0, 1
                                            branch to
         .globl main
                                            GT0 if n \ge 1
                                                         beq $t0, $0, NGE1
         main:
                                                         nop
            addi $a0, $0, 7
      n = 7
                                            if n < 1
            jal fact
                                                         addi $v0, $0, 1
                                             return 1
                                                         addi $sp, $sp, 8
            nop
     control
     returns
            move sach ssignment Project Exam Help
     from fact
            li $v0, 1
                                                        <code>[addi $a0, $a0, -1]</code>
   print value
            syscall
   returned by
   fact
                                                         nop
                $v0, 10 Add WeChat powcoder
            syscall
                                          restore return
                                                         lw $a0, 0($sp)
       exit
                                          address, argument,
                                                         lw $ra, 4($sp)
                                          and stack pointer
         fact:
                                                         addi $sp, $sp, 8
            addi $sp, $sp, -8
                                             return
            sw $ra, 4($sp)
                                                       \[ mul \$v0, \$a0, \$v0
            sw $a0, 0($sp)
stack return
address and
                                              return control ir $ra
argument
```

• Translated MIPS assembly:

Character Data Set

- Byte-encoded character sets
 - ASCII: 128 characters (7 bits)
 Assignment Project Exam Help
 95 graphic, 33 control
 - Latin-1: 256htharacterscoder.com
 - ASCII, +96 more graphic characters Add We Char powcoder
- Unicode: 32-bit character set
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings

Byte/Halfword Operations

- Could use bitwise operations
- MIPS byteshalfment of loads Etons Help

• Sign extend to Act bit it is Chat powcoder

```
lbu rt, offset(rs) lhu rt, offset(rs)
```

Zero extend to 32 bits in rt.

```
sb rt, offset(rs) sh rt, offset(rs)
```

Store just rightmost byte/halfword

Branch Addressing

- Branch instructions specify
 - Opcode, two registers, target address
- Most branchstangees branchelp
 - Forward or backward powcoder.com



- PC-relative addressing
 - Target address = PC + offset × 4
 - PC already incremented by 4 by this time

Synchronization

- Two processors sharing an area of memory
 - P1 writes, then P2 reads
 - Data race is signment downs of the mix Help
 - Result depends of order of accesses
- Hardware suphths: equive der.com
 - Atomic read/write memory operation we Chat powcoder
 - No other access to the location allowed between the read and write
- Could be a single instruction
 - E.g., atomic swap of register ↔ memory
 - Or an atomic pair of instructions

Race Condition

```
    count++ could be implemented as

    register1 = count
register1 = register1 + 1  // addi $1, $1, 1
    count = register1 // sw $1, 0(count)

    count-- could be implemented as

    register2 = counts ignment Project Exam Help register2 = register2 = register2
     count = register2
• Consider this execution https://powwcooler.com/tially:
     step 0: process A execute register1 = count {register1 = 5}
     step 1: process A execute register1 = register1 + 1 (register1 = 6)
      // clock interrupt - context switched (before value is updated to memory)
     step 2: process B execute register2 = count {register2 = 5}
     step 3: process B execute register2 = register2 - 1 {register2 = 4}
      // clock interrupt - context switched
     step 4: process A execute count = register1 {count = 6}
      // clock interrupt - context switched
     step 5: process B execute count = register2 {count = 4}
```

Atomic Operations in MIPS

Used together to implement lock-free atomic read-modify-write operation:


- •Load linked: Assignment Project Examp Help
 - Returns current value at memory indicated in offset(rs) https://powcoder.com
- •Store conditional Adds We stat powerdert (rs)
 - Stores value to offset(rs) location if memory location has not been updated since load-link command.
 Returns 1 in rt
 - Fails if location is changed
 - Returns 0 in rt

Synchronization in MIPS

Example: atomic swap (to test/set lock variable)

```
# swap $s4 \( \rightarrow \rightarrow \forall \) add $\forall \( \forall \rightarrow \
```

Translation and Startup



Assembler Pseudoinstructions

- Most assembler instructions represent machine instructions one-toone
- Pseudoinstructionisg figments Pirthjeasts Endam's Integrination


```
move $t0, $t1 \rightarrow add $t0, $zero, $t1 blt $t0, $t1, L \rightarrow slt $at, $t0, $t1 Add WeChat powcoder. $zero, L
```

• \$at (register 1): assembler temporary

Fallacies

- Backward compatibility ⇒ instruction set doesn't change
 - But they do increase gradually.

Assignment Project Exam Help



Concluding Remarks

- Design principles
 - Simplicity favors regularity
 Assignment Project Exam Help
 Smaller is faster

 - Make the promposed se fast 3.
 - Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
 - c.f. x86