CS1021 AFTER READING WEEK

Mid-Semester Test

NOW Thurs 8th Nov @ 9am in Goldsmith Hall (ALL students to attend at 9am)

Assignment Project Exam Help Final 2 Labs

- 2-Nov-18 (2 Weeks duration) 16-Nov-19, due 30-Nov-18 (2 weeks duration) Lab5
- Lab6

Add WeChat powcoder End of Semester Exam


- written 2 hour exam (week of 12-Dec-18)
- answer 3 out of 4 questions (not 2 out of 3 as in recent CS1021 exams)
- 40 mins per question
- questions similar to previous CS1021 exams (shorter, less parts)

Yet to cover

reading and writing to memory, stacks and subroutines

ARM Memory System

- ARM system comprises CPU and memory
- instructions and Assignmenter Peroject Exam Help
- CPU can read (LOAD) datapsin new conderegoten
- CPU can write (STORE) data rome Chater Prowinger
- called a load / store architecture
- to operate on data in memory, the data must first be loaded into register(s), updated in the registers and then stored back to memory



Memory Revision

•	memory comprises an array of memory locations	0xFFFFFFE	OxEE
		0xFFFFFFD	0xDD

- each location stors a gynmenta Project Exam Helpefffffc 0xCC
- each location location hat a sing possion of the com 0x00000000 to 0xFFFFFFF

Add WeChat powcoder

the address space, 2³² bytes (4GB), is the amount of memory that can be physically attached to the CPU

	•
0x00000005	0x05
0x00000004	0x04
0x00000003	0x11
0x00000002	0x22
0x00000001	0x33
0x00000000	0x44

OxFFFFFFF

0xFF

memory as an array of BYTEs

Memory Revision...

often easier to view memory as an array of WORDs (32 bits) rather than an array of BYTEs

as each WORD Assignment Peroject Exam Helpfffc boundary, the low order 2 bits of each address is 0 0xFFFFFF8

https://powcoder.com making a comparison with the previous slide, the byte

of data stored at memory location to is the least now code rox 00 000000 c significant byte of the WORD stored in location (

0x0000008

this way of storing a WORD is termed LITTLE ENDIAN the least significant byte is stored at the lowest address (the other way is BIG ENDIAN)

0x00000004

0x00000000

OxFFEEDDCC

0xF8F8F8F8

0x87654321

0x8ABCDEF0

0x07060504

0x11223344

memory as an array of **WORDs**

ARM CPUs can be configured to be LITTLE ENDIAN or BIG ENDIAN (term from Gulliver's Travels)

NXP LPC2468 Memory Map

- address space NOT fully populated with memory devices
- 512K of flash memory at address 0x00000000 to 0x0007FFFF
- flash memory read ONLY (programmed electronically - "flashed")

 - retains data when A over where vehat powcoder
- RAM (random access memory)
 - read write
 - looses its data when power removed

0x4000FFFF 0x40000000

0xFFFFFFFF

0x0007FFFF

0x00000000

512K flash memory

64K RAM

uVision projects are configured to simulate this memory map

code placed in flash memory starting at address 0x00000000

NXP LPC2468 memory map (NOT to scale)

Load Instructions - LDR and LDRB

memory address specified in a register

```
R1 points to 0x40000000 (in RAM)
load word
             Assignment/Project
                                              foad data from 0x40000000 (in RAM)
LDR
       R1, =0x40000000
                                WORD[0x40000000]
       RO, [R1]
LDR
                              2(1) bavit: 0:000/400000003 (in RAM)
load byte
                                              load data from 0x40000003 (in RAM)
                        ; R1 -> 0x40000003 (in RAM)
LDR
       R1, =0x40000003
       R0, [R1]
                        ; R0 = MBYTE[0x40000003]
LDRB
```

LDR and LDRB

- load word
 - reads 4 bytes from memory address into a register address must be tennesting address into a register Exam Help

 - normally used with the store and the contract of the contract with ...00₂) BUT ...
 - if address end with ... 162, was ester memory as though the address ended with ...00₂ but swaps the high and low 16 bits
- load byte
 - reads byte from memory address and stores in LS byte of register
 - clears MS bytes of register

LDR and LDRB...

load word

R1, =0x40000000 gnmento Romo jezot Examudo bodo 0x0F0E0D0C RO, [R1] LDR 0x40000008 0x0B0A0908 https://powcoder.com 0x40000004 load byte 0x07060504 0x40000000 0x04030201 LDR R1, =0x40000003 dd LDRB R0, [R1] memory load word (address ends with ..10₂)

LDR R1, =0x40000002 LDR R0, [R1]

R0

0x02010403

high and low 16 bits swapped

little endian
0x01 in address 0x40000000
0x04 in address 0x40000003

Store Instructions – STR and STRB

memory address specified in a register

```
• store word Assignment Project Example (in RAM)

LDR R1, =0x40000 (ntp; R1/-pox40000 (in RAM))

STR R0, [R1] ; MWORD[0x40000000] = R0

Add WeChat powcoder

* store byte R1 points to 0x40000002 (in RAM)

LDR R1, =0x40000001 ; R1 -> 0x40000002 (in RAM)

STRB R0, [R1] ; MBYTE[0x40000002] = R0 (LS byte)
```

STR and STRB

- store word
 - writes ALL 4 Steignegietent Projecta Educam Help
 - address must be aligned on a byte boundary (address ends with ...002)
- store byte
 Add WeChat powcoder
 - writes LS byte of register to memory address

Example

 a, b and c are 32-bit signed binary integers stored in memory locations 0x40000000, 0x40000004 and 0x40000008 respectively

Assignment Project Exam Help
R1 points to 0x40000000 (where a is stored in RAM)

```
compute c = a + b
```

```
https://powcoder.com
      R1, =0x4000000
LDR
     RO, [R1]
R1, =0x40000004 Add W; RO-hat powcoder
LDR
LDR
      R1, [R1]
LDR
                              ; R1 = b
                              ; R0 = a + b
ADD
      RO, RO, R1
LDR
      R1, =0x40000008
                              ; R1 -> c
STR
      RO, [R1]
                              ; c = a + b
```


ASCII strings

- American Standard Code for Information Interchange
- ASCII is a standard used to encode alphanumeric and other characters

Assignment Project Exam Help each character is stored as a single byte (8 bits)

- upper and lower case characters have different ASCII codes
- ASCII only uses 7 bits to add the Characters with the Characters
- MSB may be used as a parity bit
 - ODD or EVEN parity
 - parity bit set so that number of 1 bits in a character is either odd or even
 - used to detect transmit and receive errors
- originally used to transmit characters from a computer to a tele printer (terminal)

ASCII Table (hex values)



ASCII ...

the string "Hello", if at address 0x1000, stored as follows

Н	е	I	I	О	NUL	
0x48	0x65	onnen	t Proje	Ox6f	n0xpre1	n ASCII code
0x1000	0x1001	0x1002	0x1003	0x1004	0x1005	address

https://powcoder.com
ASCII strings early always NUL terminated

- only 96 ASCII character of the wind beat epermined at control codes
- example control codes

0x0A	LF	line feed
0x0D	CR	carriage return
0x08	BS	backspace
0x09	HT	horizontal tab
0x1B	ESC	escape
0x00	NUL	NUL

Example


copy a NULL terminated ASCII string from 0x1000 (in read-only flash memory) to 0x40000000 (RAM) ASSIGNMENT Professional String in RAM

```
LDR
         R1, =0×1000
                                             R2 points to dst string in RAM
          R2, =0x40000000
LDR
LDRB
                             ; store char in dst string
         RO, [R2]
STRB
ADD
         R1, R1, #1
                             ; move to next src char
ADD
         R2, R2, #1
                             ; move to next dst char
                             ; char == 0?
CMP
         RO, #0
                             ; next character if not finished
BNE
```

CS1021 Mid-Semester Test

- Thurs 8th Nov @ 9am in Goldsmith Hall
- ALL studen Assignment Mojeota Examp Help
- NO calculators, phones laptopotecoder.com
- 20 Questions (like Tutorial questions)
 Add WeChat powcoder
- ALL questions carry equal marks (some are easier than others)
- Remember to fill in exam number, student ID and name on answer booklet

uVision Console and Memory Windows



DCB, DCW and DCW Assembler Directives

- can use assembler to initialise the contents of flash memory with constant data
- if RAM needs to be initialised, it is normally initialised at start-up by copying data from flash memory (version granted terrespondent to the start of the sta

```
CO DCB "Hello White property of the control of the
```

DCD 1, 2, 3, 4, 5, 6, 7, we chat powcoder (why DCD for words?)

C2 DCW 1, 2, 3, 4, 5, 6, 7, 8 ; 8 x 16-bit (halfword) constants

load address of constant string using


points to

LDR R0, =C0

; R0 -> "Hello World!"

need to place constants where they will not be mistakenly executed as code

DCB, DCW and DCW Assembler Directives ...



Additional features of LDR / STR instructions

- additional features can be used to reduce the number of instructions that have to be written and the number of instructions executed at runtime Assignment Project Exam Help
- LDR RO, [R1] ; R1 usettas naturess conter as 61140 ontains an address
- STR RO, [R1]; R1 used as a ward ress register as R1 dontains an address

Some Advanced features of LDR / STR instructions

best understood by examining LDR / STR machine code fields



LDR STR machine code fields

https://powcoder.com

- I immediate bit
 - if 0, offset field specifies a 12 bit offset (0 .. 4095)
 - if 1, offset field specified a wegetchath properties
- P pre or post indexing
 - if 0 (post indexing), add offset to base register <u>after</u> transfer
 - if 1 (pre indexing), add offset to base register before transfer
- U (up/down) 0 for subtract and 1 to add offset to base register
- B 0 for word and 1 for byte transfer
- W 1 for write back of effective address into base register
- I 0 for store and 1 for load

Examples

immediate offset

LDR R0, [R1, #4]

; with immediate offset

Ι	Р	J	В	W	L	offset
0	1	1	0	0	1	4

R0 = MEM[R1 + 4]

Assignment Project Exam Help

• LDR R0, [R1], #4

https://powcoder.com

	_	Р	J	В	W	L	offset
1	$n_{\!\scriptscriptstyle b}$	0	1	0	1	1	4

$$R0 = MEM[R1]$$

$$R1 = R1 + 4$$

Add We Chat powseder

can specify a +ve or -ve offset

• LDR R0, [R1, #-4<mark>]!</mark>

; pre-indexed

٦	1	Р	J	В	W	L	Offset
	0	1	0	0	1	1	4

R1 = R1 - 4

; pre increment address register

R0 = MEM[R1]

LDR can read memory and increment address register in a single instruction

```
Examples...
                    register offset
                                                                                offset
                                                                 U
                                                                     В
                                                                        W
         R0, [R1, R4]
   LDR
                           ; register offset
                                                                 1
                                                                     0
                                                                         0
                                                                                 R4
         R0 = MEM[R1 + R4]
                 Assignment Project Exam F
                                                                                offset
                                                                 U
                                                                        W
                           ; register offset post-indexed
         RO, [R1], R4
   LDR
                                                                     0
                                                                                 R4
                       https://powcoder.com
         R0 = MEM[R1]
         R1 = R1 + R4
                        Add Wechar address register
               can specify a +ve or -ve offset
                                                                                offset
                                                                 U
                                                                        W
         R0, [R1, -R4]!
   LDR
                           ; pre-indexed register offset
                                                                                 R4
                                                                  1
         R1 = R1 - R4
                           ; pre increment address register
```

• LDR can read memory and increment address register in a single instruction

R0 = MEM[R1]

Examples...

scaled register offset

LDR R0, [R1, R4, LSL #2]

; scaled register offset

$$R0 = MEM[R1 + R4*4]$$

Assignment Project Exam Help 0

LDR RO, [R1], R4, LSL#2, post-indexed scaled register offset

$$R0 = MEM[R1]$$

R1 = R1 + R4*4 Add WeChat powco

	1	Р	U	В	W	L	offset
)(ae	r_0	1	0	1	1	R4, LSL #2

W

1

offset

R4, LSL #2

can specify a +ve or -ve offset

LDR R0, [R1, -R4, LSL #2]!

R1 = R1 - R4*4

R0 = MEM[R1]

•	pre-indexed	ccaled	register	OTTSET
,	pic illucacu	Jealea	I CEISTEI	011300

_	Р	U	В	W	L	offset
1	1	1	0	1	1	-R4, LSL #2

LDR can read memory and increment address register in a single instruction

Example 1: string copy

copy a NULL terminated ASCII string from 0x1000 (in read-only flash memory) to 0x40000000 (RAM) Signment Projections Help

```
LDR
         R1, =0×1000
                           ; R2 -> dst string
LDR
                       We chadch from src string AND post increment R1
LDRB
                            ; store ch in dst string AND post increment R2
         RO, [R2], #1
STRB
         RO, #0
                            ; ch == 0? has NUL ch been copied?
CMP
                            ; next ch if NOT finished
BNE
                             post increment R1
                          post increment R2
```

Example 2: c = a + b

 a, b and c are 32-bit signed binary integers stored in memory locations 0x40000000, 0x40000004 and 0x40000008 respectively

Assignment Project Exam Help

compute c = a + b

 exploiting (1) a, b and c are stored in sequential memory locations AND (2) can post increment R1 as part of LDR instruction

Example 3: reverse string

- if a zero terminated string of ASCII characters is stored at memory address 0x4000000, write ARM assembly language instructions to reverse the string in situ
- step 1: find R2 such Shignmenth Project Example Holding 0)


```
; R1 -> first ch in string
                                         hat powcoder
       LDR
               R1, =0x40000000
       MOV
               R2, R1
                                      ; R2 -> string
LO
               RO, [R2], #1
                                      ; load next ch of string AND R2 = R2 + 1
       LDRB
       CMP
               RO, #0
                                      :0?
       BNE
               LO
                                      ; next ch
                                      ; R2 -> last ch of string (excluding terminating 0)
       SUB
               R2, R2, #2
```

decrement R2 by 2 as R2 was one past NUL terminator

CS1021 © 2018 jones@scss.tcd.ie School of Computer Science and Statistics, Trinity College Dublin 13-Nov-18

Example 3: reverse string ...

step 2: swap first and last characters and work towards middle



Example 3: reverse string ...

```
; R1 -> first ch in string
; R2 -> last ch in string (excluding termination zero)
; Assignment Project Exam Help ; swap first and last characters and work towards middle
                          https://powcoder.com
        CMP
               R2, R1
                          Add We Chat poweret
        BLS
               L2
        LDRB
               RO, [R1]
                                        ; read "last" character
        LDRB
               R3, [R2]
               RO, [R2], #-1
                                        ; write "first" character to "last" slot
        STRB
               R3, [R1], #1
                                        ; write "last" character to "first" slot
        STRB
               L1
                                 post increment R2 by - 1
L2
                              post increment R1 by 1
```

Example 4: Array Access

 consider an array a of 32-bit signed integers stored in memory at address 0x40000000

```
int a[256]; // Arrayi grontains 256 integers a 10x. a 115 Help

a[0] stored @ MEM[0x40000000] // increasing by 4...
a[1] stored @ MEM[0x4000004] POWCO// because each integer
a[2] stored @ MEM[0x40000008] // occupies 4 bytes of memory
... Add WeChat powcoder
a[n] stored @ MEM[0x40000000 + 4*n] //
...
a[255] stored @ MEM[0x400003FC] //
```

- array **a** occupies 256 x 4 = 1024 = 0x400 bytes of memory
- array a occupies memory locations 0x40000000 to 0x400003FF

Example 4: Array Access ...

- array elements stored in consecutive memory locations
- as each array element is a 32 bit integer (4 bytes), address increases by 4 from one element to the passignment Project Exam Help



• if i and j are two 32-bit signed integer variables stored at memory addresses 0x40000400 and 0x40000404 respectively, write ARM assembly language instructions to compute:

$$a[i] = a[5] + a[j];$$

Example 4: Array Access...

```
constant offset
a[5] - constant index
a[i] and a[j] - variable indices
                                    scaled register offset
               Assignment Project Exam Help
          R1, =0x40000000
 LDR
                                   // R0 = a[5] (R0 = MEM[a + 5*4])
          RO, [R1, #5*4]
 LDR
 LDR
          R2, =0x4000040
          R2, [R2]
 LDR
                                   // R2 = j
          R2, [R1, R2, Aid d] We Chat=powceden[a + j*4])
 LDR
          RO, RO, R2
                                  // R0 = a[5] + a[i]
 ADD
          R2, =0x40000400
                                  // R2 -> i
 LDR
                                  // R2 = i
          R2, [R2]
 LDR
 STR
          RO, [R1, R2, LSL #2]
                                  // a[i] = a[5] + a[i] (MEM[a + i*4] = R0)
                                   scaled register offset
```

What has not been covered?

LDRH load halfwordSTRH store halfword

Assignment Project Exam Help

LDRSB load byte with sign extend

· LDRSH load halfwerd with pignetteder.com

Add WeChat powcoder