

LOGIC AND SHIFT INSTRUCTIONS

ARM Logic Instructions

C/C++/Java operator

- AND $\text{dst} = \text{src1 AND src2}$ src1 \& src2
- EOR $\text{dst} = \text{src1 EOR src2}$ src1 \^ src2
- ORR $\text{dst} = \text{src1 OR src2}$ src1 | src2
- MVN $\text{dst} = \text{NOT src2}$ $\sim \text{src2}$
- ORN $\text{dst} = \text{src1 NOR src2}$ $\sim (\text{src1 | src2})$
- BIC $\text{dst} = \text{src1 AND NOT src2}$ $(\text{src1 \& } \sim \text{src2})$

- dst: register
- src1: register
- src2: register OR constant

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Examples

```
ORR    R0, R1, R2        ; R0 = R1 | R2
AND     R0, R0, #0x0F     ; R0 = R0 & 0x0F
EORS    R1, R3, R0        ; R1 = R3 ^ R0 + set condition code flags
```

LOGIC AND SHIFT INSTRUCTIONS

AND

- $\text{dst} = \text{src1} \& \text{src2}$
- each bit in dst is the AND of the corresponding bits in src1 and src2 (see truth table)
- can be used to clear selected bits

<u>src1</u>	<u>src2</u>	<u>AND</u>
0	0	0
0	1	0
1	0	0
1	1	1

truth table

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

```
MOV    R0, #0xAA
AND     R0, R0, #0x0F
```

	0xAA	1010	1010
&	0x0F	0000	1111
	0x0A	0000	1010

clears most significant bits

- if src2 used as a mask, clears bit if corresponding bit in mask is 0

LOGIC AND SHIFT INSTRUCTIONS

OR

- $\text{dst} = \text{src1} \mid \text{src2}$
- each bit in dst is the OR of the corresponding bits in src1 and src2 (see truth table)
- can be used to set selected bits

<u>src1</u>	<u>src2</u>	<u>OR</u>
0	0	0
0	1	1
1	0	1
1	1	1

truth table

```
MOV    R0, #0x0A
ORR     R0, R0, #0xF0
```

Add WeChat powcoder

	0x0A	0000 1010
	0xF0	1111 0000
	0xFA	1111 1010

sets most significant bits

- if src2 used as a mask, sets bit if corresponding bit in mask is 1

LOGIC AND SHIFT INSTRUCTIONS

EOR / XOR

- $\text{dst} = \text{src1} \wedge \text{src2}$

- each bit in dst is the EOR of the corresponding bits in src1 and src2 (see truth table)

<u>src1</u>	<u>src2</u>	<u>EOR</u>
0	0	0
0	1	1
1	0	1
1	1	0

truth table

- can be used to invert selected bits

MOV R0, #0x0A

EOR R0, R0, #0x0F

	0x0A	0000 1010
\wedge	0x0F	0000 1111
	0x05	0000 0101

inverts least significant bits

- if src2 used as a mask, inverts bit if corresponding bit in mask is 1

LOGIC AND SHIFT INSTRUCTIONS

MVN (Move NOT)

- $dst = \sim src2$
- each bit in dst is the inverse (\sim or NOT) of the corresponding bit in src2 (see truth table)
- can be used to invert ALL bits

<u>src2</u>	<u>NOT</u>
0	1
1	0
truth table	

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

```
MOV    R0, #0x0A
MVN    R0, R0
```

~	0x0000000A	... 0000 1010
	0xFFFFFFFF5	... 1111 0101

inverts ALL bits

LOGIC AND SHIFT INSTRUCTIONS

ORN (NOR)

- $dst = \sim(src1 \mid src2)$
- each bit in dst is the NOR of the corresponding bits in src1 and src2 (see truth table)

<u>src1</u>	<u>src2</u>	<u>NOR</u>
0	0	1
0	1	0
1	0	0
1	1	0

truth table

MOV R0, #0x0A

ORN R0, R0, #0x0F

<https://powcoder.com>

Add WeChat powcoder

	0x0000000A	... 0000 1010
NOR	0x0000000F	... 0000 1111
	0xFFFFFFFFF0	... 1111 0000

LOGIC AND SHIFT INSTRUCTIONS

BIC (bit clear)

- $\text{dst} = \text{src1} \& \sim \text{src2}$
- each bit in dst is set to $\text{src1} \& \sim \text{src2}$ using the corresponding bits in src1 and src2 (see truth table)
- can be used to clear selected bits

<u>src1</u>	<u>src2</u>	<u>BIC</u>
0	0	0
0	1	0
1	0	1
1	1	0

truth table

```
MOV    R0, #0xAA
BIC     R0, R0, #0xF0
```

	0xAA	1010 1010
BIC	0xF0	1111 0000
	0x0A	0000 1010

clear selected bits

- if src2 used as a mask, clears bit if corresponding bit in mask is 1

LOGIC AND SHIFT INSTRUCTIONS

How to Clear Bits

- write ARM instructions to clear bits 3 and 4 of R1 (LS bit is bit 0)

```
LDR  R1, =0x12345678 ; load test value
LDR  R2, =0xFFFFFFFF ; AND mask to clear bits 3 and 4
AND  R1, R1, R2       ; R1 = 0x12345660
```

0x...78	0111 1000
0x...E7	1110 0111
0x...60	0110 0000

- alternatively, the BIC (Bit Clear) instruction can be used with a mask of 1's in the bit positions that need to be cleared

clear bits 3 and 4

```
LDR  R1, =0x12345678 ; load test value
LDR  R2, =0x00000018 ; AND mask to clear bits 3 and 4
BIC  R1, R1, R2       ; R1 = 0x12345660
```

- in this case, can use an immediate mask saving one instruction

```
LDR  R1, =0x12345678 ; load test value
BIC  R1, R1, #0x18    ; R1 = 0x12345660
```


LOGIC AND SHIFT INSTRUCTIONS

How to Invert Bits

- write ARM instructions to invert bits 2 .. 5 of R1 (LS bit is bit 0)
- EOR mask = 0x3C (invert bit if corresponding bit in mask is 1)

```
LDR  R1, =0x12345678 ; load test value
LDR  R2, =0x0000003C ; EOR mask to invert bits 2 .. 5
EOR  R1, R1, R2       ; R1 = 0x12345644
```

	0x...78	0111 1000
^	0x...3C	0011 1100
	0x...44	0100 0100

inverts bits 2, 3, 4 and 5

- in this case, can use an immediate mask saving one instruction

```
LDR  R1, =0x12345678 ; load test value
EOR  R1, R1, #0x3C    ; R1 = 0x12345644
```

ARM Shift and Rotate

C/C++/Java operator

- Logical Shift Left (LSL) $a \ll n$ // logical shift left n places
- Logical Shift Right (LSR) $a \gg n$ // logical shift right n places
- Arithmetic Shift Right (ASR)
- Rotate Right (ROR)
- Rotate Right with eXtend (RRX)
- NB: these are NOT instructions in the same sense as ADD, SUB or ORR

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder


LOGIC AND SHIFT INSTRUCTIONS

Logical Shift Left (LSL)

- LSL one place (LSL #1)
- 0 shifted into LSB, MSB discarded



- LSL 3 places (LSL #3)




- can LSL 0 to 31 places

LOGIC AND SHIFT INSTRUCTIONS


Logical Shift Right (LSR)

- LSR one place (LSR #1)
- 0 shifted into MSB, LSB discarded



Add WeChat powcoder

- LSR 3 places (LSR #3)




- can LSR 0 to 31 places

ARM shift instructions

- ARM has NO dedicated shift/rotate instructions
- instead, ALL instructions can optionally shift/rotate the src2 operand before it is used as input for the ALU operation (ADD, SUB, ...)

Assignment Project Exam Help



src2 to ALU can be:

<https://powcoder.com>

1) register with an optional shift/rotate

Add WeChat powcoder

- shift/rotate by constant number of places OR
- by the number places specified in a register

2) 8 bit immediate value rotated right by an even number of places

- very ARM specific – unlike other CPUs

LOGIC AND SHIFT INSTRUCTIONS

Shift using MOV

- ARM assembly language syntax to LSL src2 one place before MOV operation

MOV R1, R0, LSL #1 ; R1 = R0 << 1


- logical shift left 5 places

MOV R1, R0, LSL #5 ; R1 = R0 << 5

- if NO shift specified, the default is LSL #0

MOV R1, R0, LSL #0 ; R1 = R0 (NO shift)

src1 NOT used
with MOV



Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Logical Shift Left

- LSL one place is the same as multiplying by 2 (if NO carry/overflow)

```
LDR    R0, =0xFF                ; R0 = 0x00FF (255)
MOV     R1, R0, LSL #1           ; R1 = 0x01FE (810)
```

- LSL n places is the same as multiplying by 2^n

```
LDR    R0, =0xFF                ; R0 = 0x00FF (255)
MOV     R1, R0, LSL #4           ; R1 = 0x0FFF (255 x 24 = 255 x 16 = 4080)
```

- works for signed and unsigned integers

```
LDR    R0, =0xFFFFFFFF          ; R0 = 0xFFFFFFFF (-1)
MOV     R1, R0, LSL #2           ; R1 = 0xFFFFFFFFC (-4) = R0 x 4
```

Logical Shift Right ...

- LSR one place is the same as integer division by 2 (if NO carry/overflow)

```
LDR    R0, =0xFF          ; R0 = 0xFF (255)
MOV     R1, R0, LSR #1     ; R1 = 0x7F (127)
```

- LSR n places is the same as integer division by 2^n

```
LDR    R0, =0xFF          ; R0 = 0xFF (255)
MOV     R1, R0, LSR #4     ; R1 = 0x0F (255 / 2^4 = 255 / 16 = 15)
```

- works for unsigned integers
- for signed integers use arithmetic shift right (ASR) which will be covered later

LOGIC AND SHIFT INSTRUCTIONS

Shift ...

- can shift left or right by the number places specified in a register

```
MOV  R1, R0, LSL R2 ; R1 = R0 << R2
```

Assignment Project Exam Help
LSL R2 places (LS 5 bits)

- R2 can be a variable rather than a constant

<https://powcoder.com>

- if **MOVS** is used instead of **MOV**, the last bit shifted out (left or right) is stored in the CARRY flag

```
MOV  R0, #0x55 ; R0 = 0x55
```

```
MOVS R1, R0, LSR #3 ; R1 = R0 >> 3
```

>> 3

0x55

0101 0101

0x0A

0000 1010

CARRY = 1

LOGIC AND SHIFT INSTRUCTIONS

Example Shift Operations


- shifts can be followed by any operation ALU operation
- what do the following instructions do?

Assignment Project Exam Help
<https://powcoder.com>

```
ADD    R0, R1, R1, LSL #3    ; R0 = R1 + R1 x 8 = R1 x 9
RSB    R0, R5, R5, LSL #3    ; R0 = R5 x 8 - R5 = R5 x 7
SUB    R0, R9, R8, LSR #4    ; R0 = R9 - R8/16
```

- write ARM instructions to set bit n of R0 where n is in R1 (n in range 0 .. 31)


```
MOV    R1, #4                ; R1 = 4
MOV    R2, #0x01             ; R2 = 1
ORR    R0, R0, R2, LSL R1    ; R0 = R0 | R2 << n
```




LOGIC AND SHIFT INSTRUCTIONS

Example Shift Operations ...

- write ARM instructions to set $R0 = n^{\text{th}}$ bit of $R2$ where n is in $R1$
- example: if $R2 = 0x55$ and n is 4 then $R0 = 1$



MOV $R0, \#1$; $R0 = 1$
AND $R0, R0, R2, \text{LSR } R1$; $R0 = R0 \& R2 \gg R1$



Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

REMEMBER

- prepare for Mid-Term Test during Study Week
- ALL students Thurs 1st Nov @ 9am in Goldsmith Hall (instead of Tutorial)

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder