CS1021 Tutorial 4

Condition Code Flags

Q1 Translate following pseudo-code statement into a sequence of ARM assembly language instructions. Assume that x and y are signed integers in R1 and R2 respectively.

```
if ((x == 0x30) | | (x == 0x31) | | (x >= 0x40)) {
                                                    // s0
          y = 1;
} else {
                                                      // s1
          y = 0;
}
                    CMP R1, #0x30
                                                                                               x == 0x30
                     BEQ LO
                                                                                                  ; if TRUE execute s0
                    CMP R1, #0x31
                                                                                                   ; x == 0x31
                     BEQ LO
                                                                                                   ; if TRUE execute s0
                                                                                                                  Project Exam Help
                    MOV R2, #01
LO
                                                                                                   y = 1 (s0)
                   B L2 skip s1 mov R2 https://powcoder.com
L1
L2
\inf (((x \ge 0x30) - x + x + x + y) = (x + x +
          v = 1;
                                                      // s0
} else {
          y = 0;
                                                       // s1
}
                    CMP R1, #0x30
                                                                                                ; x >= 0x30
                     BLT LO
                                                                                                  ; if FALSE check ((x \ge 0x41) \&\& (x \le 0x5a))
                    CMP R1, #0x39
                                                                                                ; x <= 0x39
                     BLE L1
                                                                                                  ; if TRUE execute s0
 LO
                   CMP R1, #0x41
                                                                                                  x >= 0x41
                     BLT L2
                                                                                                  ; if FALSE execute s1
                    CMP R1, #0x5a
                                                                                                 ; x <= 0x5a
                     BGT L2
                                                                                                  ; if FALSE execute s1 else s0
L1
                    MOV R2, #01
                                                                                                  ; y = 1 (s0)
                     B L3
                                                                                                  ; skip s1
L2
                     MOV R2, #0
                                                                                                  ; y = 0 (s1)
L3
```

Q2 For each ARM Assembly Language code segment below, determine the value stored in R0 and the state of the N (Negative), Z (Zero), C (Carry) and V (oVerflow) flags after the instructions have been executed

```
(i)
     LDR
              RO, =0x00000000
              R1, =0x00000001
     LDR
     ADDS
              RO, RO, R1
                                 ; 0x00000001 N=0, Z=0, C=0, V=0 (0)
(ii)
              R0, =0x0000001
     LDR
              R1, =0x00000000
     LDR
     SUBS
              RO, RO, R1
                                 ; 0x00000001 N=0, Z=0, C=1, V=0 (2)
(iii)
              RO, =0x80000000
    LDR
     LDR
              R1, =0x80000001
     ADDS
              RO, RO, R1
                                 ; 0x00000001 N=0, Z=0, C=1, V=1 (3)
              RO. =0x00000000
(iv)
    LDR
     LDR
              R1, =0x00000000
                                 ; 0x00000000 N=0, Z=1, C=1, V=0 (6)
     SUBS
              RO, RO, R1
                                    ect Exam Help
              R1, =0x00000000
     LDR
     ADDS
              RO, RO, R1
                                 ; 0x00000000 N=0, Z=1, C=0, V=0 (4)
            nubs://powcoder.com
(vi)
    LDR
              RO, =0x80000000
              R1. =0x80000000
     LDR
              R07 R6 R1\/ A
                                hatopoweoderv=0 (6)
     SUBS
(vii) LDR
              RO, =0x80000000
              R1, =0x80000000
     LDR
              RO, RO, R1
     ADDS
                                 ; 0x00000000 N=0, Z=1, C=1, V=1 (7)
              RO, =0x80000000
(viii) LDR
     LDR
              R1, =0x00000000
     SUBS
              RO, RO, R1
                                 ; 0x80000000 N=1, Z=0, C=1, V=0 (10)
```

Q3 If x and y are signed 64-bit integers in R0:R1 and R2:R3 respectively and z is an integer in R4, translate the following pseudo-code statements into a sequence of ARM assembly language instructions

```
if (x == y) {
               //
  z = 1;
               // s0
} else {
               //
               // s1
  z = 0:
}
; compare MS 32-bits of x and y
; if different, now know x != y so execute s1
; if equal, need to compare LS 32 bits to determine if x != y
     CMP R0, R2
                          ; compare MS 32-bits
     BNE L2
                          ; if R0 != R2 execute s1
     CMP R1, R3
                          ; MS 32-bits equal, compare LS 32-bits
     BNE L2
                           ; if R1 != R3 execute s1
                           Exam Help
     MOV R4, #0
                           ; z = 0 (s1)
L2
L3
            https://powcoder.com
if (x < y) {
  z = 1:
} else {
  z = 0;
}
; compare MS 32-bits of x and y
; if different, now know if x < y or x > y
; if equal, need to compare LS 32 bits to determine if x < y
     CMP RO, R2
                          ; compare MS 32-bits
     BLT L1
                          ; if R0 < R1 execute s0 (signed branch)
                          ; if R0 > R1 execute s1 (signed branch)
     BGT L2
                          ; MS 32-bits equal, compare LS 32-bits
     CMP R1, R3
     BHS L2
                          ; if R1 >= R3 execute s1 (unsigned branch)
     MOV R4, #01
                          ; z = 1 (s0)
L1
                          ; skip s1
          L3
L2
     MOV R4, #0
                          ; z = 0 (s1)
L3
```