ARM Logic Instructions

C/C++/Java operator

```
    AND dst = src1 AND src2 src1 & src2
    EOR dst = src1 EOR src2 src1 ^ src2
    ORR dst = src1 OR src2 project Exam Helperister
    MVN dst = NOT src2 src2 project Exam Helperister
    ORN dst = src1 NOR srt2 project Exam src2: register OR constant
    BIC dst = src1 AND NOT src2 (src1 & ~src2)
    Add WeChat powcoder
```

Examples

```
ORR R0, R1, R2 ; R0 = R1 | R2 
AND R0, R0, #0x0F ; R0 = R0 & 0x0F 
EORS R1, R3, R0 ; R1 = R3 ^{\circ} R0 + set condition code flags
```

AND

• dst = src1 & src2

 src1
 src2
 AND

 0
 0
 0

 0
 1
 0

 1
 0
 0

 1
 1
 1

truth table

each bit in dst isthe Approprie Propodine Exam Help in src1 and src2 (see truth table)

https://powcoder.com

can be used to clear selected bits

Add WeChat powcoder 0xAA 1010 1010

MOV RO, #0xAA

AND R0, R0, #0x0F

•		0xAA	1010 1010
	&	0x0F	0000 1111
		0x0A	0000 1010
		OAOA	

clears most significant bits

if src2 used as a mask, clears bit if corresponding bit in mask is 0

OR

- dst = src1 | src2
- each bit in dst is the OR of the corresponding bits in src1 and src2 **Assignment Project Exam Hel**
- can be used to set selected bipowcoder.com

	src1	src2	<u>OR</u>
	0	0	0
	0	1	1
11) 1	0	1
	1	1	1

truth table

MOV	RO, #0x0A Add WeCh	at 1	powco	der
ORR	R0, #0x0A Add WeCh		0x0A	0000 1010
		1	0xF0	1111 0000
			0xFA	1111 1010

sets most significant bits

if src2 used as a mask, sets bit if corresponding bit in mask is 1

EOR / XOR

• dst = src1 ^ src2

 src1
 src2
 EOR

 0
 0
 0

 0
 1
 1

 1
 0
 1

 1
 1
 0

truth table

each bit in dst is the Forest the corporating bits am Help in src1 and src2 (see truth table)

https://powcoder.com

can be used to invert selected bits

Add WeChat powcoder

MOV R0, #0x0A EOR R0, R0, #0x0F

aı	0x0A	0000 1010	
٨	0x0F	0000 1111	
	0x05	0000 0101	

inverts least significant bits

if src2 used as a mask, inverts bit if corresponding bit in mask is 1

MVN (Move NOT)

• $dst = ^src2$

src2	<u>NOT</u>
0	1
1	0
truth	table

• each bit in dst in the inverse first in src2 (see truth table)

https://powcoder.com

can be used to invert ALL bits

Add WeChat powcoder

MOV R0, #0x0A

MVN RO, RO

~	0x0000000A	0000 1010
	0xFFFFFF5	1111 0101

inverts ALL bits

ORN (NOR)

- dst = ~(src1 | src2)
- each bit in dst in dst in src1 and src2 (see truth table)

https://powcoder.com

MOV R0, #0x0A

ORN RO, RO, #0x0Add WeChat powcoder

	0x0000000A	0000 1010
NOR	0x000000F	0000 1111
	0xFFFFFF0	1111 0000

	src1	src2	<u>NOR</u>
	0	0	1
	0	1	0
lp	1	0	0
	1	1	0
	t	ruth tal	ble

BIC (bit clear)

- dst = src1 & ~src2
- each bit in dst is set to src1 & ~src2 using the corresponding his bignment 2 region to the Help
- can be used to clear telested piewcoder.com

src1	src2	<u>BIC</u>
0	0	0
0	1	0
p 1	0	1
1	1	0
t	ruth tal	ole

MOV BIC	R0, #0xAA Add WeC R0, R0, #0xF0	Chat	pow	ode 1010	r 1010
			0xF0		
			0x0A	0000	1010
				\	
		С	<mark>lear sele</mark>	ected	bits

if src2 used as a mask, clears bit if corresponding bit in mask is 1

How to Clear Bits

write ARM instructions to clear bits 3 and 4 of R1 (LS bit is bit 0)

• alternatively, the BIC (Bit Clear) instruction can be used with a mask of 1's in the bit positions that need to be cleared Add WeChat powcoder

clear bits 3 and 4

```
LDR R1, =0x12345678 ; load test value
LDR R2, =0x00000018 ; AND mask to clear bits 3 and 4
```

BIC R1, R1, R2 ; R1 = 0x12345660

• in this case, can use an immediate mask saving one instruction

```
LDR R1, =0x12345678 ; load test value
BIC R1, R1, #0x18 ; R1 = 0x12345660
```

How to Invert Bits

- write ARM instructions to invert bits 2 .. 5 of R1 (LS bit is bit 0)
- EOR mask = 0x3C (invert bit if corresponding bit in mask is 1)

in this case, can use an immediate mask saving one instruction

```
LDR R1, =0x12345678 ; load test value
EOR R1, R1, \#0x3C ; R1 = 0x12345644
```

ARM Shift and Rotate

C/C++/Java operator

Logical Shift Left (LSL)


- a << n // logical shift left n places
- Logical Shift Right (LSR)
 a >> n // logical shift right n places
 Assignment Project Exam Help
- Arithmetic Shift Right (ASR)

https://powcoder.com


- Rotate Right (ROR)
- Rotate Right with eXtend (RRX) eChat powcoder
- NB: these are NOT instructions in the same sense as ADD, SUB or ORR

Logical Shift Left (LSL)

- LSL one place (LSL #1)
- 0 shifted into LSB, MSB discarded



LSL 3 places (LSL #3)




0x00FF00FF => 0x07F807F8


can LSL 0 to 31 places

Logical Shift Right (LSR)

- LSR one place (LSR #1)
- 0 shifted into MSB, LSB discarded



LSR 3 places (LSR #3)




0x00FF00FF => 0x001FE01F

can LSR 0 to 31 places

ARM shift instructions

- ARM has NO dedicated shift/rotate instructions
- instead, ALL instructions can optionally shift/rotate the src2 operand before it is used as input for the ALU operation (ADD, SUB, ...)

 Assignment Project Exam Help




src2 to ALU can be: https://powcoder.com

1) register with an optional shift/rotate

Add WeChat powcoder

- shift/rotate by constant number of places OR
- by the number places specified in a register
- 2) 8 bit immediate value rotated right by an even number of places
- very ARM specific unlike other CPUs

Shift using MOV



Logical Shift Left

LSL one place is the same as multiplying by 2 (if NO carry/overflow)

```
Help

R0, =0xFF

R1, R0, Assignment Project Lexand Help
```

• LSL n places is the sametan ultiplying by der.com

```
LDR R0, =0xFF Add We Chat 0x00FF (255) er (255 x 24 = 255 x 16 = 4080)
```

works for signed and unsigned integers

```
LDR R0, =0xFFFFFFFF ; R0 = 0xFFFFFFFF (-1)

MOV R1, R0, LSL #2 ; R1 = 0xFFFFFFC (-4) = R0 x 4
```

Logical Shift Right ...

LSR one place is the same as integer division by 2 (if NO carry/overflow)

```
RO, =0xFF ; RO = 0xFF (255)

MOV R1, RO, Assignment Project Fixam Help
```

• LSR n places is the santatepiotegroivision def.com

```
LDR R0, =0xFF Add WeCha=0xFF (255) der (255 / 2 = 255 / 16 = 15)
```

- works for unsigned integers
- for signed integers use arithmetic shift right (ASR) which will be covered later

Shift ...

• can shift left or right by the number places specified in a register

R2 can be a variable rather than a constant

• if **MOVS** is used instead of **MOV**; the last bip shifted out (left or right) is stored in the CARRY flag

```
MOV R0, #0x55 ; R0 = 0x55 0101 0101
MOVS R1, R0, LSR #3 ; R1 = R0 >> 3 >> 3 0x0A 0000 1010
```

CARRY = 1

Example Shift Operations

- shifts can be followed by any operation ALU operation
- what do the following instructions do?

```
Assignment Project Exam Help

RO, R1, R1, LSL#3; R0 = R1 + R1 x 8 = R1 x 9

RSB RO, R5, R5, LSL#3; R0 = R5 x 8 - R5 = R5 x 7


SUB RO, R9, R8, LSR#4PS; RPPQV-GQGER.com
```

write ARM instructions Acces Wielf Mathematicing defining in range 0 .. 31)

```
MOV R1, #4 ; R1 = 4

MOV R2, #0x01 ; R2 = 1

ORR R0, R0, R2, LSL R1 ; R0 = R0 | R2 << n
```



Example Shift Operations ...

write ARM instructions to set R0 = nth bit of R2 where n is in R1

bit 4


• example: if R2 = 0x55 and n is 4 then R0 = 1
Assignment Project Exam Help

0x55
0101 0101

MOV AND RO, #1

; R0 = 1

RO, RO, Hattor RI/powerder Reomin



REMEMBER

prepare for Mid-Term Test during Study Week
 Assignment Project Exam Help

• ALL students Thurs 1st Nov @ 9am in Goldsmith Hall (instead of Tutorial)

https://powcoder.com

Add WeChat powcoder