Branch Prediction


Assignment Project Exam Help

https://powcoder.com


Add WeChat powcoder Nathan Beckmann CMU

Based on slides by Joel Emer, MIT

Phases of Instruction Execution



Control Flow Penalty



Average Run-Length between Branches

Average dynamic instruction mix from SPEC92:

```
SPECint92 SPECfp92
ALU 39 % 13 %
FPU Addignment Project Exam Help%
FPU Mult 13 %
load https://poweoder.com 23 %
store 9 % 9 %
branch Add WeChlat bowcoder 8 %
other 10 % 12 %
```

SPECint92: compress, eqntott, espresso, gcc , li SPECfp92: doduc, ear, hydro2d, mdijdp2, su2cor

What is the average run length between branches

MIPS Branches and Jumps

Each instruction fetch depends on one or two pieces of information from the preceding instruction:

- 1) Is the preceding in the preceding in
- 2) If so, what ishthe target address?

Instruction Adda Wer Chao provided arget known?

After Inst. Decode After Inst. Decode


JR After Inst. Decode After Reg. Fetch

BEQZ/BNEZ After Reg. Fetch* After Inst. Decode

*Assuming zero detect on register read

Realistic Branch Penalties

UltraSPARC-III instruction fetch pipeline stages (in-order issue, 4-way superscalar, 750MHz, 2000)



Reducing Control Flow Penalty

Software solutions

- Eliminate branches loop unrolling Increases the run length
- Reduce resolution time instruction scheduling Compute the branch left of limited value why?)

 as possible (of limited value why?)

 https://powcoder.com

Hardware solutions,

- Find something esecution Particle furally
 - *delay slots* replace pipeline bubbles with useful work (requires software cooperation)
- Speculate branch prediction
 Speculative execution of instructions beyond the branch
 Useful in both in- and out-of-order processors

Branch Prediction

Motivation:

Branch penalties limit performance of deeply pipelined processors

Modern basignment Brojeste Exama Helpcy (>95%) and can reduce branch penalties significantly https://powcoder.com

Required hardware support:
Prediction structures: Prediction structures:


Branch history tables, branch target buffers, etc.

Mispredict recovery mechanisms:

- Keep result computation separate from commit
- Kill instructions following branch in pipeline
- Restore state to state following branch

Static Branch Prediction

Overall probability a branch is taken is ~60-70% but:



ISA can attach preferred direction semantics to branches, e.g., Motorola MC88110 bne0 (preferred taken) beq0 (not taken)

ISA can allow arbitrary choice of statically predicted direction, e.g., HP PA-RISC, Intel IA-64 typically reported as ~80% accurate

Is Static Prediction Enough?

- UltraSPARC-III
 - Mispredicted branches have penalty of 6 cycles
 - 4-wide issue

Assignment Project Exam Help

• Wasted work per branch @ 80% accuracy. https://powcoder.com

Add WeChat powcoder 20% misprediction rate

- \times 6 stages
- × 4-way issue
- = 4.8 wasted instructions / branch

Branches are 15-20% of instructions!

Dynamic Branch Prediction

learning based on past behavior

Temporal correlation


The way a branch resolves may be a good predictor of the way it will resolve at the next execution Assignment Project Exam Help

https://powcoder.com

Spatial correlationdd WeChat powcoder Several branches may resolve in a highly correlated manner (a preferred path of execution)


Echoes of temporal/spatial locality in caches...

Dynamic Prediction



Predictor Primitive Emer & Gloy, 1997

Indexed table holding values




Algebraic notation

Prediction = P[Width, Depth](Index; Update)

One-bit Predictor

Simple temporal prediction




$$A21064(PC; T) = P[1, 2K](PC; T)$$

What happens on loop branches?


At best, mispredicts twice for every use of loop.

Branch Prediction Bits

- Assume 2 BP bits per instruction
- Use saturating counter




Two-bit Predictor *Smith*, 1981



A21164(PC; T) = MSB(Counter[2, 2K](PC; T))

Branch History Table



4K-entry BHT, 2 bits/entry, ~80-90% correct predictions

Exploiting Spatial Correlation

Yeh and Patt, 1992

```
if (x[i] < 7) then
    y += 1;
if (x[i] < 5) then
    c -= 4;
Assignment Project Exam Help</pre>
```


If first condition false, second condition also false https://powcoder.com

Add WeChat powcoder

History register, H, records the direction of the last


N branches executed by the processor

History Register




History(PC, T) = P(PC; P || T)

Global History



Can we take advantage of a pattern at a particular PC?


Local History



LHist(PC, T) = MSB(Counter(History(PC; T); T))

Can we take advantage of the global pattern at a particular PC?


Two-level Predictor



2Level(PC, T) = MSB(Counter(History(0; T)||PC; T))

Two-Level Branch Predictor


Pentium Pro uses the result from the last two branches to select one of the four sets of BHT bits (~95% correct)



Which predictor is best?


- Many different predictors were proposed
- Each handles particular patterns well Assignment Project Exam Help
- Common https://ples/ctelenponal / spatial correlation, saturating counters, etc Add WeChat powcoder
- But none is universal
- What to do?

Choosing Predictors



Tournament Branch Predictor

(Alpha 21264)



- Choice predictor learns whether best to use local or global branch history in predicting next branch
- Global history is speculatively updated but restored on mispredict
- Claim 90-100% success on range of applications

Sophisticated Designs


Neural-network-based branch predictors

- [Vintan, IJCNN '99][Jiminez, HPCA '01]
- High prediction accuracy, but more computation
- Actually implemented in AME Piledri Help MD Ryzen


https://powcoder.com

- TAGE predictor
 - TAgged Gedhellie Great Pyscoder, JILP '06]
 - Keep multiple predictions with different history lengths
 - Partially tag predictions to avoid false matches
 - Only provide prediction on tag match
 - Rumored to be what Intel uses

TAGE predictor Seznec & Michaud, 2006



TAGE component




27 April 2017

TAGE predictor component

```
TAGE[L](PC, NEXT; T) =
      idx = hash(PC, GHIST[L](;T))
      tag = hash(PC, GHIST[L](;T))
               Assignment Project Exam Help
      TAGE.U = SA(idx, tag; ((TAGE == T) && (NEXT != T))?1:SA)
      TAGE.Counter https://dpotagodesa-thSA-1)
      use_me = TAGA W is Strang (TAGE Counter)
      TAGE = use me?MSB(TAGE.Counter):NEXT
      Notes:
             SA is a 'set associative' structure
             SA allocation occurs on mispredict (not shown)
             TAGE.U cleared on global counter saturation
```


Limitations of branch predictors

Only predicts branch direction. Therefore, cannot redirect fetch stream until after branch target is determined.



UltraSPARC-III fetch pipeline

Branch Target Buffer (untagged)




BP bits are stored with the predicted target address.

IF stage: If (BP=taken) then nPC=target else nPC=PC+4 later: check prediction, if wrong then kill the instruction

and update BTB & BPb else update BPb

Address Collisions



Is this a common occurrence? Can we avoid these bubbles?

BTB is only for Control Instructions


BTB contains useful information for branch and jump instructions only

⇒ Do Assignmente Project Examinet pctions

For all other instructions the next pc is (PC)+4!


Add WeChat powcoder How to achieve this effect without decoding the instruction?

Branch Target Buffer (tagged)



- Keep both the branch PC and target PC in the BTB
- PC+4 is fetched if match fails
- Only taken branches and jumps held in BTB
- Next PC determined before branch fetched and decoded

Consulting BTB Before Decoding




Add WeChat powcoder

- The match for PC=1028 fails and 1028+4 is fetched
 ⇒ eliminates false predictions after ALU instructions
- BTB contains entries only for control transfer instructions
 ⇒ more room to store branch targets

Combining BTB and BHT

- BTB entries are considerably more expensive than BHT, but can redirect fetches at earlier stage in pipeline and can accelerate indirect branches (JR)
- BHT can hold many more entries and is more accurate Assignment Project Exam Help




BTB/BHT only updated after branch resolves in E stage

Beckmann

Line Prediction (Alpha 21[234]64)

For superscalar useful to predict next cache line(s) to fetch



- Line Predictor predicts line to fetch each cycle (tight loop)
 - Untagged BTB structure Why?
 - 21464 was to predict 2 lines per cycle
- Icache fetches block, and predictors improve target prediction
- PC Calc checks accuracy of line prediction(s)

Uses of Jump Register (JR)

Switch statements (jump to address of matching case)

BTB works well if same case used repeatedly

Dynamic function sall comprete cure time function address)

BTB works welltipsame function usually called, (e.g., in C++ programming, when objects have same type in virtual function dall WeChat powcoder

Subroutine returns (jump to return address)

BTB works well if usually return to the same place

⇒ Often one function called from many distinct call sites!

How well does BTB work for each of these cases?

Subroutine Return Stack

Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.

```
fa() { fb(); }
Assignment Project Exam Help
fb() { fc(); }


tttps://powcoder.com
```

Push call address when decoded we Chat powcoder return address when subroutine function call executed return decoded



k entries (typically k=8-16)

Overview of branch prediction



Must speculation check always be correct?

No...

Thank you!

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder