

Machine-Level Programming I: Basics

Assignment Project Exam Help
15-213/18-213/14-513/15-513/18-613: Introduction to Computer Systems
5th Lecture, Septembart 1582029 owcoder.com

Add WeChat powcoder

Assignment Announcements

- Written Assignment 1 available on Canvas
 - Due Wed, Sept. 16, 11:59pm ET
 - Peer grading due Wed, Sept. 23, 11:59pm ET
 - You will gradesi gubmission Projecte Euroamodsted on Canvas
- Lab 1 available via Autolab https://powcoder.com
 Due Thurs, Sept. 17, 11:59pm ET

 - Read instructions carefully every tempolities of the contractions and the contractions are the contractions and the contractions are th
 - Quirky software infrastructure
 - Based on lectures 2, 3, and 4 (CS:APP Chapter 2)

Recitations

- In person: you have been contacted with your recitation info
- Online: use the zoom links provided on the Canvas homepage

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations Assignment Project Exam Help C, assembly, machine code

https://powcoder.com

Add WeChat powcoder

Intel x86 Processors

- **Dominate laptop/desktop/server market**
- **Evolutionary design**

 - Backwards compatible up until 8086, introduced in 1978
 Added more features at time goiect Exam Help
- x86 is a Complex Instruction Set Computer (CISC)
 - Many different instructions with many different formats
 - But, only small dis We Chartepolwich doux programs
- **Compare: Reduced Instruction Set Computer (RISC)**
 - RISC: *very few* instructions, with *very few* modes for each
 - RISC can be quite fast (but Intel still wins on speed!)
 - Current RISC renaissance (e.g., ARM, RISCV), especially for low-power

Intel x86 Evolution: Milestones

Name	Date	Transistors	MHz
8086	1978	29K	5-10

- 16-33 **386 1985**ttps://pow**256**er.com
 - First 32 bit Intel processor, referred to as IA32
 - Added "flat addressing", capable trungwooder
- Pentium 4E 2004 **125M** 2800-3800
 - First 64-bit Intel x86 processor, referred to as x86-64
- **■** Core 2 2006 291M 1060-3333
 - First multi-core Intel processor
- Core i7 2008 **731M** 1600-4400
 - Four cores (our shark machines)

Intel x86 Processors, cont.

Machine Evolution

■ 386 1985 0.3M

Pentium 1993 3.1M

Pentium/MMX 1997 4.5M

■ PentiumPro AssignmenteBroje

Pentium III19998.2M

■ Pentium 4 2000 PS.// 42M


Core 2 Duo
 2006
 W/291

Core i7 2008 731N

Core i7 Skylake 2015 1.9B

Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores




Intel x86 Processors, cont.

■ Past Generations Process technology

- 1st Pentium Pro 1995 600 nm
- 1st Pentium III 1999 250 nm
- 1st Pentium 4 2000 180 nm
- 1st Core 2 Duas 2006 ment Project Exampro Exampro expectation = width of narrowest wires
- Recent & Upcoming Generations

- (10 nm ≈ 100 atoms wide)
- 1. Nehalem 2000tps://poswooder.com
- 2. Sandy Bridge 2011 32 nm
- 3. Ivy Bridge 20A2dd We22hat powcoder
- 4. Haswell 2013 22 nm
- 5. Broadwell 2014 14 nm
- 6. Skylake 2015 14 nm
- **7.** Kaby Lake 2016 14 nm
- 8. Coffee Lake 2017 14 nm
- 9. Cannon Lake 2018 10 nm
- **10**. Ice Lake 2019 10 nm
- **11**. Tiger Lake 2020? 10 nm

2018 State of the Art: Coffee Lake



■ Mobile Model: Core i7

- 2.2-3.2 GHz
- **45 W**

Desktop Model: Core i7

- Integrated graphics
- 2.4-4.0 GHz
- **35-95 W**

■ Server Model: Xeon E

- Integrated graphics
- Multi-socket enabled
- 3.3-3.8 GHz
- **80-95 W**

x86 Clones: Advanced Micro Devices (AMD)

Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

Then

- Built Opteron: tough competitor to Continued m
- Developed x86-64, their own extension to 64 bits

■ Recent Years Add WeChat powcoder

- Intel got its act together
 - 1995-2011: Lead semiconductor "fab" in world
 - 2018: #2 largest by \$\$ (#1 is Samsung)
 - 2019: reclaimed #1
- AMD fell behind
 - Relies on external semiconductor manufacturer GlobalFoundaries
 - ca. 2019 CPUs (e.g., Ryzen) are competitive again

Intel's 64-Bit History

- 2001: Intel Attempts Radical Shift from IA32 to IA64
 - Totally different architecture (Itanium, AKA "Itanic")
 - Executes IA32 code only as legacy
 - Performance disappointing Project Exam Help
- 2003: AMD Steps in with Evolutionary Solution
 - x86-64 (now callettamb@wcoder.com
- Intel Felt Obligated to Focus on IA64 Add WeChat powcoder
 - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
 - Extended Memory 64-bit Technology
 - Almost identical to x86-64!
- Virtually all modern x86 processors support x86-64
 - But, lots of code still runs in 32-bit mode

Our Coverage

IA32

- The traditional x86
- For 15/18-213: RIP, Summer 2015
 Assignment Project Exam Help
- x86-64

https://powcoder.com

- The standard
- shark> gcc AddoWeChat powcoder
- shark> gcc -m64 hello.c

Presentation

- Book covers x86-64
- Web aside on IA32
- We will only cover x86-64

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations Assignment Project Exam Help C, assembly, machine code

https://powcoder.com

Add WeChat powcoder

Levels of Abstraction


C programmer

```
#include <stdio.h>
int main(){
 int i, n = 10, t1 = 0, t2 = 1, nxt;
 for (i = 1; i \le n; ++i) {
   printf("%d, ", t1);
    nxt = t1 + t2;
```


https://powcoder

Nice clean layers, Ssignment Project Exam Help but beware...


Assembly programmer



Computer Designer



Gates, clocks, circuit layout, ...




Definitions

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand for writing correct machine/assembly code
 - Examples: Assignments Permise to Fregiste Help
 - Machine Code: That pyte / potpogeters that processor executes
 - Assembly Code: A text representation of machine code Add WeChat powcoder
- Microarchitecture: Implementation of the architecture
 - Examples: cache sizes and core frequency

Example ISAs:

- Intel: x86, IA32, Itanium, x86-64
- ARM: Used in almost all mobile phones
- RISC V: New open-source ISA

Assembly/Machine Code View



- PC: Program courted WeChat powcoder
 - Address of next instruction
 - Called "RIP" (x86-64)
- Register file
 - Heavily used program data
- **Condition codes**
 - Store status information about most recent arithmetic or logical operation
 - Used for conditional branching

- Byte addressable array
- Code and user data
- Stack to support procedures


Assembly Characteristics: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses (untyped pointers)

Assignment Project Exam Help


- Floating point data of 4, 8, or 10 bytes https://powcoder.com
- (SIMD vector data type 6 (http://doi.org/10.1001)
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

x86-64 Integer Registers



- Can reference low-order 4 bytes (also low-order 1 & 2 bytes)
- Not part of memory (or cache)

Some History: IA32 Registers



Origin (mostly obsolete)

accumulate

counter

data

base

source index

destination index

stack pointer base pointer

Assembly Characteristics: Operations

- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory

Assignment Project Exam Help

- Perform arithmetic function on register or memory data https://powcoder.com
- Transfer control Add WeChat powcoder
 - Unconditional jumps to/from procedures
 - Conditional branches
 - Indirect branches

Moving Data

Moving Data movq Jource, Dest

Operand Types

- Immediate: Assignmente Parject Exam
 - Example: \$0x400, \$-533
 - Like C constant to prepared constant to prepared
 - Encoded with 1, 2, or 4 bytes we Chat powcode rerbp
- **Register:** One of 16 integer registers
 - Example: %rax, %r13
 - But %rsp reserved for special use
 - Others have special uses for particular instructions
- Memory 8 consecutive bytes of memory at address given by register
 - Simplest example: (%rax)
 - Various other "addressing modes"

%rax

%rcx

%rdx

%rbx

Hetsi

%rdi

%rsp

%rN

Warning: Intel docs use mov Dest, Source

movq Operand Combinations

```
Source
      Dest
          Src,Dest
               C Analog
```

Cannot do memory-memory transfer with a single instruction


Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address
 - Aha! Pointer dereferencing in C Assignment Project Exam Help

- Displacement D(R)d WeChat povece[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset

```
movq 8(%rbp),%rdx
```

Example of Simple Addressing Modes



Example of Simple Addressing Modes

```
void swap
  (long *xp, long *yp)
{
    swap:
    long t0 = *xpAssignment long t1 = *yp;
    *xp = t1;
    *yp = t0;
}

https://p

Add We Chat powcoder

Add We Chat powcoder

swap:

Project Yam (*rdi), *rax
movq (*rsi), *rdx
owcoder Com *rax, (*rsi)
ret


Add We Chat powcoder
```

void swap (long *xp, long *yp) { long t0 = *xp; long t1 = *yp; srsi *xp = t1; *yp = t0; https://powerer.com Memory Registers %rdi %rsi %rsi %rsi %rax Help %rax

Add WeChat powcoder


Register	Value		•	
%rdi	хр			
%rsi	ур	swap:		
%rax	t0	movq	(%rdi), %rax	# t0 = *xp
%rdx	t1	movq	(%rsi), %rdx	# t1 = *yp
		movq	%rdx, (%rdi)	# *xp = t1
		movq	%rax, (%rsi)	# *yp = t0

ret




Add WeChat powcoder

```
movq (%rdi), %rax # t0 = *xp
movq (%rsi), %rdx # t1 = *yp
movq %rdx, (%rdi) # *xp = t1
movq %rax, (%rsi) # *yp = t0
ret
```



Add WeChat powcoder

```
movq (%rdi), %rax # t0 = *xp
movq (%rsi), %rdx # t1 = *yp
movq %rdx, (%rdi) # *xp = t1
movq %rax, (%rsi) # *yp = t0
ret
```




Add WeChat powcoder

```
movq (%rdi), %rax # t0 = *xp

movq (%rsi), %rdx # t1 = *yp


movq %rdx, (%rdi) # *xp = t1
```

movq %rax, (%rsi) # *yp = t0



Add WeChat powcoder

```
swap:
  movq     (%rdi), %rax # t0 = *xp
  movq     (%rsi), %rdx # t1 = *yp
  movq     %rdx, (%rdi) # *xp = t1
  movq     %rax, (%rsi) # *yp = t0
  ret
```



Add WeChat powcoder

movq (%rdi), %rax # t0 = *xp movq (%rsi), %rdx # t1 = *yp

movq %rdx, (%rdi) # *xp = t1 movq %rax, (%rsi) # *yp = t0

ret

Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address
 - Aha! Pointer dereferencing in C Assignment Project Exam Help

- Displacement D(R)d WeChat povece[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset

```
movq 8(%rbp),%rdx
```

Complete Memory Addressing Modes

Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]

D: Constant "displacement" 1, 2, or 4 bytes

■ Rb: Base reasteigamment Pregjectes Exerm Help

■ Ri: Index register: Any, except for %rsp

Scale: 1, 2, 4, https://pawender.com

Add WeChat powcoder

Special Cases

(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]]

D(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]+D]

(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]]

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

D(Rb,Ri,S)

Mem[Reg[Rb]+S*Reg[Ri]+ D]

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 16 integer registers
- Ri: Index register: Any, except for %rsp

Assignment: Project2 Examp Helpumbers?)

https://powcoder.com

Expression	Address Computation	Address
0x8(%rdx)		
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

Assignment Project Exam Help

https://powcoder.com

Expression Add	WeChat powcoder Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)	2*0xf000 + 0x80	0x1e080

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations Assignment Project Exam Help C, assembly, machine code

https://powcoder.com

Add WeChat powcoder

Address Computation Instruction

leaq Src, Dst

- Src is address mode expression
- Set Dst to address denoted by expression

Assignment Project Exam Help

Uses

- Computing addresses with out a memory reference
 - E.g., translation of partial improveder
- Computing arithmetic expressions of the form x + k*y
 - k = 1, 2, 4, or 8

Example

```
long m12(long x)
{
   return x*12;
}
```

Converted to ASM by compiler:

```
leaq (%rdi,%rdi,2), %rax # t = x+2*x
salq $2, %rax # return t<<2</pre>
```

Some Arithmetic Operations

Two Operand Instructions:

```
Format
           Computation
  addq
           Src,Dest
                      Dest = Dest + Src
           src, dessignmento Patoject Exam Help
  subq
                      Dest = Dest * Src
  imulq
          Src,Dest
                    https://powcoder.comsynonym: salq
           Src,Dest
  shlq
                      Dest Dest >> Src Arithmetic
           Src,Dest
  sarq
                                             Logical
                      Dest = Dest >> Stc
           Src,Dest
  shrq
           Src, Dest Dest - Dest ^ Src
  xorq
  andq
           Src,Dest Dest = Dest & Src
           Src,Dest
                      Dest = Dest | Src
  orq
```

- Watch out for argument order! Src,Dest
 (Warning: Intel docs use "op Dest,Src")
- No distinction between signed and unsigned int (why?)

Quiz Time! Assignment Project Exam Help

https://powcoder.com

Check out: Add WeChat powcoder

https://canvas.cmu.edu/courses/17808

Some Arithmetic Operations

One Operand Instructions

```
incq    Dest    Dest = Dest + 1
decq    Dest    Dest = Dest - 1
negq    Dest    AssignmentoPsroject Exam Help
notq    Dest    Dest = ~Dest
https://powcoder.com
```

- See book for more instructions at powcoder
 - Depending how you count, there are 2,034 total x86 instructions
 - (If you count all addr modes, op widths, flags, it's actually 3,683)

Arithmetic Expression Example

```
long arith
(long x, long y, long z)
  long t2 = z+t1;
  long t3 = x+4; https://poweetler.com
  long t4 = y * 48;
  long t5 = t3 + t4;
long rval = t2 * t5;
  return rval;
```

```
arith:
                                leaq (%rdi,%rsi), %rax
                                addq
                                        %rdx, %rax
                                leaq (%rsi,%rsi,2), %rdx
                                salq $4, %rdx
long t1 = x+y Assignment Project Exam Helprdx), %rcx
                                imulq %rcx, %rax
                            Interesting Instructions eChat powcoder
                                   eaq: address computation
                                 salq: shift
                                 imulq: multiplication
                                    Curious: only used once...
```

Understanding Arithmetic Expression Example

```
long arith
(long x, long y, long z)
  long t2 = z+t1;
  long t3 = x+4; https://pewcoder.com
  long t4 = y * 48;
  long t5 = t3 + t4; Add
long rval = t2 * t5;
                            WeCha
  return rval;
```

```
arith:
                        leaq (%rdi,%rsi), %rax # t1
                                                 # t2
                        addq %rdx, %rax
                        leaq (%rsi,%rsi,2), %rdx
                        salq $4, %rdx
                                                 # t4
long t1 = x+y Assignment Project Exam Help, %rcx
                                                 # t5
                        imulq %rcx, %rax
                                             # rval
```

Registercoder	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z , t4
%rax	t1, t2, rval
%rcx	t5

Today: Machine Programming I: Basics


- History of Intel processors and architectures
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations Assignment Project Exam Help C, assembly, machine code

https://powcoder.com

Add WeChat powcoder

Turning C into Object Code

- Code in files p1.c p2.c
- Compile with command: gcc -Og p1.c p2.c -o p
 - Use basic optimizations (-Og) [New to recent versions of GCC]
 - Put resulting binary in file p



Compiling Into Assembly

C Code (sum.c)

Generated x86-64 Assembly

Obtain (on shark machine) with gopmandler

```
gcc -Og -S sum.c
```

Produces file sum.s

Warning: Will get very different results on non-Shark machines (Andrew Linux, Mac OS-X, ...) due to different versions of gcc and different compiler settings.

What it really looks like

```
.globl sumstore
       .type sumstore, @function
sumstore:
.LFB35:
       .cfi startproc
             Assignment Project Exam Help
       .cfi def_cfa_offset,16
       .cfi offset https://powcoder.com
            %rdx, %rbx
      movq
      call plus Add WeChat powcoder
      movq %rax, (%rbx)
      popq %rbx
       .cfi def cfa offset 8
       ret
       .cfi endproc
.LFE35:
       .size
            sumstore, .-sumstore
```

What it really looks like

```
.globl sumstore
.type sumstore, @function
```

Things that look weird and are preceded by a "." are generally directives.

%rdx, %rbx

%rax, (%rbx)

%rbx

movq

ret

popq

sumstore:

```
.LFB35:
               ssignment Project Exam Help
                               sumstore:
      .cfi def_cfa_offset 16
      .cfi offset https://powcoderusom %rbx
            %rdx, %rbx
      movq
      call plus Add WeChat powcoder plus
      movq %rax, (%rbx)
            %rbx
      popq
      .cfi def cfa offset 8
      ret
      .cfi endproc
.LFE35:
      .size sumstore, .-sumstore
```

Assembly Characteristics: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses (untyped pointers)

Assignment Project Exam Help

- Floating point data of 4, 8, or 10 bytes https://powcoder.com
- (SIMD vector data type of 8,116,130 wc 64 bytes)
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Assembly Characteristics: Operations

- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory

Assignment Project Exam Help

- Perform arithmetic function on register or memory data https://powcoder.com
- Transfer control Add WeChat powcoder
 - Unconditional jumps to/from procedures
 - Conditional branches

Object Code

Code for sumstore

Assembler		
0×0400595	:	Translates .s into .o
0x53		Translates . S lifto . O
0x48		Binary encoding of each instruction
0x89		 Nearly-complete image of executable code
0 x d3	Assignme	Project Exam Help Missing linkages between code in different
0xe8		
0xf2	https:	://powcoder.com
0xff Linker		
0xff	۸ ۵۵ ۲	Wachathayyodarahah
0xff		WeCkesblpeswetenetæs between files
0x48	Total of 14 bytes	Combines with static run-time libraries
0 x 89	• Each instruction	E.g., code for malloc, printf
0x03	1, 3, or 5 bytes	
0x5b	• Starts at address	Some libraries are dynamically linked
0xc3 0x0400595	 Linking occurs when program begins execution 	

Machine Instruction Example

```
*dest = t;
```

C Code

Store value t where designated by dest

Assembly

Assignment Project Exam Help lue to memory

Quad words in x86-64 parlance

https://powcodepermds:

t: Register %rax

Add WeChat powegeler Register &rbx

*dest: Memory M[%rbx]

0x40059e: 48 89 03

Object Code

- 3-byte instruction
- Stored at address 0x40059e

Disassembling Object Code

Disassembled

Add WeChat powcoder

Disassembler

```
objdump -d sum
```

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a . out (complete executable) or . o file

Alternate Disassembly

Disassembled

```
Dump of assembler code for function sumstore:

0x00000000000400595 <+0>: push %rbx

0x000000000400596 <+1>: mov %rdx,%rbx

Assignment(4pose9t (4xame 4t4p) 0x400590 <plus>
0x000000000040059e <+9>: mov %rax,(%rbx)

0x000000000004005a16+120pop %rbx
0x000000000004005a2 <+13>:retq
```

Add WeChat powcoder

- Within gdb Debugger
 - Disassemble procedure

```
gdb sum
disassemble sumstore
```

Alternate Disassembly

Object Code

0×0400595 : 0x530x480x890xd30xe8 0xf20xff 0xff 0xff 0x480x890x030x5b

0xc3

Disassembled

```
Dump of assembler code for function sumstore:

0x00000000000400595 <+0>: push %rbx

0x000000000400596 <+1>: mov %rdx,%rbx

Assignment(4pose9t 4xxmc4ftqp) 0x400590 <plus>
0x000000000040059e <+9>: mov %rax,(%rbx)

0x0p000000004005affc+12pop %rbx

0x000000000004005a2 <+13>:retq
```

Add WeChat powcoder

Within gdb Debugger

Disassemble procedure

gdb sum

disassemble sumstore

Examine the 14 bytes starting at sumstore

x/14xb sumstore

What Can be Disassembled?

```
% objdump -d WINWORD.EXE
WINWORD.EXE:
               file format pei-i386
             Assignment Project Exam Help
Disassembly of section text: https://powcoder.com
30001000 <.text>:
                 Add WeChat powcoder
30001000:
30001001:
               Reverse engineering forbidden by
30001003:
             Microsoft End User License Agreement
30001005:
3000100a:
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

Machine Programming I: Summary

- History of Intel processors and architectures
 - Evolutionary design leads to many quirks and artifacts
- C, assembly, machine code
 - New forms Assignment Project Exam Help, ...
 - Compiler must transform statements, expressions, procedures into low-level instruction sequences
- Assembly Basics: Registers paerands mpye
 - The x86-64 move instructions cover wide range of data movement forms
- Arithmetic
 - C compiler will figure out different instruction combinations to carry out computation