

Cache Memories

Assignment Project Exam Help 15-213/18-213/14-513/15-513/18-613: Introduction to Computer Systems 11th Lecture, October 6, 2020 https://powcoder.com

Add WeChat powcoder

Announcements

- Lab 3 (attacklab)
 - Due this Thursday, Oct. 8, 11:59pm ET
- Lab 4 (cachelab)
 - Out Oct. 8 Assignment Project Exam Help
 - Due Oct. 20, 11:59pm ET/ https://powcoder.com
 Written Assignment 3 peer grading
- - Due Wed, Oct. 7 Add 9 McChat powcoder
- Written Assignment 4 available on Canvas
 - Due Wed, Oct. 7, 11:59pm ET

Today

- Cache memory organization and operation
- Performance impact of caches
 - The memory mountain
 - Rearranging Ssignment Project Exam Help
 - Using blocking to improve temporal locality https://powcoder.com


Add WeChat powcoder


Recall: Locality

 Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently


Assignment Project Exam Help

- Temporal locality://powcoder.com
 - Recently referenced items are likely
 to be referenced again with the figure coder
- Spatial locality:
 - Items with nearby addresses tend to be referenced close together in time







Recall: General Cache Concepts




General Cache Concepts: Hit



General Cache Concepts: Miss



Memory



Block b is stored in cache

- Placement policy: determines where b goes
- Replacement policy: determines which block gets evicted (victim)

Recall: General Caching Concepts: 3 Types of Cache Misses

■ Cold (compulsory) miss

• Cold misses occur because the cache starts empty and this is the first reference to start Project Exam Help

Capacity miss

• Occurs when the set of active cache blocks (working set) is larger than the cache.

Add WeChat powcoder

Conflict miss

- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
 - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
 - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.

Cache Memories

- Cache memories are small, fast SRAM-based memories managed automatically in hardware
 - Hold frequently accessed blocks of main memory
- CPU looks first signment Project Exam Help
- Typical system structure: powcoder.com

Add WeChat powcoder


CPU chip

Register file
Main
Main
Memory
Bus interface


Add WeChat powcoder

System bus
Memory bus
Main
Memory

What it Really Looks Like



What it Really Looks Like (Cont.)




Intel Sandy Bridge Processor Die


L1: 32KB Instruction + 32KB Data

L2: 256KB

L3: 3-20MB

General Cache Organization (S, E, B)






Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set


Assume: cache block size B=8 bytes



Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set


Assume: cache block size B=8 bytes



Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set

Assume: cache block size B=8 bytes



If tag doesn't match (= miss): old line is evicted and replaced

Direct-Mapped Cache Simulation

t=1	s=2	b=1
X	XX	X

4-bit addresses (address space size M=16 bytes) S=4 sets, E=1 Blocks/set, B=2 bytes/block

```
Assignment Project Exame Help read):

0 [00002], miss (cold)

https://powcodep@qm, hit

7 [01112], miss (cold)

Add Wechat powooder miss (cold)


0 [00002] miss (conflict)
```

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1	0		
Set 2	0		
Set 3	1	0	M[6-7]

E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set

Assume: cache block size B=8 bytes




S sets

E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set


Assume: cache block size B=8 bytes



E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set

Assume: cache block size B=8 bytes




short int (2 Bytes) is here

No match or not valid (= miss):

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

2-Way Set Associative Cache Simulation




4-bit addresses (M=16 bytes) S=2 sets, E=2 blocks/set, B=2 bytes/block

Assignment Project Exam Help Address trace (reads, one byte per read):

	V	Tag	Block
Set 0	1	00	M[0-1]
	1	10	M[8-9]
Set 1	1	01	M[6-7]

What about writes?

- Multiple copies of data exist:
 - L1, L2, L3, Main Memory, Disk



- What to do on a write-hit?
 - Write-through lyritaniem telipte letter lescanty) Help
 - Write-back (defer write to memory until replacement of line)
 - Each cache https://spointspieds
- What to do on a write-miss?

 Write-allocate (load into cache, update line in cache)
 - - Good if more writes to the location will follow
 - No-write-allocate (writes straight to memory, does not load into cache)
- **Typical**
 - Write-through + No-write-allocate
 - Write-back + Write-allocate

Why Index Using Middle Bits?

Direct mapped: One line per set Assume: cache block size 8 bytes **Standard Method:** Middle bit indexing Address of int: 0...01 100 com tag find set $S = 2^{s}$ sets tag **Alternative Method: High bit indexing Address of int:** 1...11 t bits 100 3 5 tag 6 find set

Illustration of Indexing Approaches

- 64-byte memory
 - 6-bit addresses
- 16 byte, direct-mapped cache
- Block size = Assignment Project Exam Block size = 4. (Thus, 4 sets; why?)
- 2 bits tag, 2 bits index; 2/bits offetr.com

Add WeChat pow

coder

Set 0

Set 1

Set 2

Set 3

	0000xx
	0001xx

0010xx

0011xx

0100xx

0101xx

0110xx

0111xx

1000xx

1001xx

1010xx

1011xx

1100xx

1101xx

1110xx

1111xx

Middle Bit Indexing

- Addresses of form TTSSBB
 - **TT** Tag bits
 - Set index bits
 - вв Assignment Project Ex
- Makes good use of spatial locality https://powcoder.q

Add WeChat pow

Set 0		

- Set 1
- Set 2
- Set 3

			1
			0000xx
			0001xx
			0010xx
			0011xx
			0100xx
am	Helr		0101xx
	rren		0110xx
om			0111xx
1			1000xx
code	Ţ		1001xx
			1010xx
			1011xx
			1100xx
			1101xx
			1110xx
			1111xx
			1

High Bit Indexing

- Addresses of form SSTTBB
 - SS Set index bits
 - **TT** Tag bits
 - вв Assignment Project Ex
- Program with high spatial locality https://powcoder.com/licts

Add WeChat pow

Set 0		
Set 1		
Set 2		

Set 3				
-------	--	--	--	--

Helr			
T			
	Help	Help	

xx0000

0001xx

0010xx

0011xx

0100xx

0101xx

0110xx

0111xx

1000xx

1001xx

1010xx

1011xx

1100xx


1101xx

1110xx

1111xx

Intel Core i7 Cache Hierarchy

Processor package



L1 i-cache and d-cache:

32 KB, 8-way, Access: 4 cycles

L2 unified cache:

256 KB, 8-way, Access: 10 cycles

L3 unified cache:


8 MB, 16-way,


Access: 40-75 cycles

Block size: 64 bytes for


all caches.

Example: Core i7 L1 Data Cache





Address of word:



Block offset: . bits

Set index: . bits

Tag: . bits

Stack Address:


0x00007f7262a1e010


Block offset: 0x??


Set index: 0x??


Tag: 0x??

Example: Core i7 L1 Data Cache









Block offset: 6 bits

Set index: 6 bits

Tag: 35 bits



Block offset: 0×10 Set index: 0×0

Set index: UxU

Tag: 0x7f7262a1e

Cache Performance Metrics

Miss Rate

- Fraction of memory accesses not found in cache (misses / accesses) = 1 - hit rate
- Typical numbers (as %):
 - 3-10% Assignment Project Exam Help
 - can be quite small (e.g., < 1%) for L2, depending on size, etc.
 https://powcoder.com

Hit Time

- Time to deliver a cached block to the processor and we hat powcod includes time to determine whether line is in
- Typical numbers:
 - 4 clock cycle for L1
 - 10 clock cycles for L2

Miss Penalty

- Additional time required because of a miss
 - typically 50-200 cycles for main memory (Trend: increasing!)

How Bad Can a Few Cache Misses Be?

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good at 97%?
 - Consider this simplified example:
 cache hit time of 100 cycles
 miss penalty of 100 cycles
 Add WeChat powcoder
 - Average access time:

97% hits: 1 cycle + 0.03 x 100 cycles = 4 cycles

99% hits: 1 cycle + 0.01 x 100 cycles = 2 cycles

■ This is why "miss rate" is used instead of "hit rate"

Writing Cache Friendly Code

- Make the common case go fast
 - Focus on the inner loops of the core functions
- Minimize the missemanthe injectory am Help
 - Repeated references to variables are good (temporal locality) https://powcoder.com
 Stride-1 reference patterns are good (spatial locality)

Add WeChat powcoder

Key idea: Our qualitative notion of locality is quantified through our understanding of cache memories

Quiz Time! Assignment Project Exam Help

https://powcoder.com

Check out: Add WeChat powcoder

https://canvas.cmu.edu/courses/17808

Today

- Cache organization and operation
- Performance impact of caches
 - The memory mountain
 - Rearranging Assignment Project Exam Help
 - Using blocking to improve temporal locality https://powcoder.com

Add WeChat powcoder

The Memory Mountain

- Read throughput (read bandwidth)
 - Number of bytes read from memory per second (MB/s)
- Memory mountain: Weasured read throughput as a function of spatialtand temporal locality.
 - Compact way to characterize memory system performance.

Add WeChat powcoder

Memory Mountain Test Function

```
long data[MAXELEMS]; /* Global array to traverse */
/* test - Iterate over first "elems" elements of
         array "data" with stride of "stride",
         using 4x4 loop unrolling.
*/
int test(int elems, int stride) {
    long i, sx2=stride*2, sx3=stride*3, sx4=stride*4;
    long acc0 = 0, ASSISIMENT PROJECT EXAM Helpor each elems and
    long length = elems, limit = length - sx4;
   /* Combine 4 elements https://powcoder.com
    for (i = 0; i < limit; i += sx4) {</pre>
       acc0 = acc0 + data dd: WeChat powcoder
       acc1 = acc1 + data[i+stride]
       acc2 = acc2 + data[i+sx2];
       acc3 = acc3 + data[i+sx3];
    /* Finish any remaining elements */
    for (; i < length; i++) {</pre>
       acc0 = acc0 + data[i];
    return ((acc0 + acc1) + (acc2 + acc3));
                              mountain/mountain.c
```

Call test() with many combinations of elems and stride.


stride:

- 1. Call test() once to warm up the caches.
- 2. Call test() again and measure the read throughput(MB/s)

Core i7 Haswell

2.1 GHz

The Memory Mountain



Today

- Cache organization and operation
- Performance impact of caches
 - The memory mountain
 - Rearranging soignment Project Exam Help
 - Using blocking to improve temporal locality https://powcoder.com

Add WeChat powcoder

Matrix Multiplication Example

Description:


- Multiply N x N matrices
- Matrix elements are doubles (8 Aysteignment ProjectuExam Help
- $O(N^3)$ total operations
- N reads per sourbttps://powcoder.cotn element
- N values summed destination
 - but may be able to hold in register

```
Variable sum
      /* ijk */
                             held in register
     for (i=0; i<n; i++)
       for (j=0; j<n; j++) {
          for (k=0; k < n; k++)
                   a[i][k] * b[k][j];
WeChat powcoder
                          matmult/mm.c
```

Miss Rate Analysis for Matrix Multiply

Assume:

- Block size = 32B (big enough for four doubles)
- Matrix dimension (N) is very large
 - ApproximatignmentoProject Exam Help
- Cache is not even big enough to hold multiple rows
 https://powcoder.com
- Analysis Method:
 - Look at access pater weether powcoder



Layout of C Arrays in Memory (review)

- C arrays allocated in row-major order
 - each row in contiguous memory locations
- Stepping through columns in one row:
 - for (i Assignment Project Exam Help sum += a[0][i];
 - accesses successive planta we accesses successive planta we accessed a successive planta with a successive p
 - if block size (B) > sizeof(a_{ii}) bytes, exploit spatial locality
 - miss rate = sized (la WeChat powcoder
- Stepping through rows in one column:
 - for (i = 0; i < n; i++)
 sum += a[i][0];</pre>
 - accesses distant elements
 - no spatial locality!
 - miss rate = 1 (i.e. 100%)

Matrix Multiplication (ijk)

Miss rate for inner loop iterations:

<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0

Matrix Multiplication (kij)

```
/* kij */
for (k=0; k<n; k++) {
    for (i=0; i<n; i++) {
        r = a[i][k];
        for (j=0; j<n; j++) {
            c[i][j] += rt*ps;/powcoder.com
        }
        Add WeChar powcoder
        Row-wise Row-wise
```

Miss rate for inner loop iterations:

<u>A</u> <u>B</u> <u>C</u> 0.0 0.25 0.25

Matrix Multiplication (jki)

Miss rate for inner loop iterations:

<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0

Summary of Matrix Multiplication

```
for (i=0; i<n; i++) {
 for (j=0; j<n; j++) {
  sum = 0.0;
  for (k=0; k< n; k++)
    sum += a[i][k] * b[k][j];
  c[i][j] = sum;
       Assignment Project Exam Help
```

```
ijk (& jik):
```

- 2 loads, 0 stores
- avg misses/iter = **1.25**

```
for (k=0; k<n; https://powcoder.com
kij (& ikj):
  r = a[i][k]; Add WeChat powcoder for (j=0; j<n; j++) WeChat powcoder avg misses/iter = 0.5
   c[i][j] += r * b[k][j];
```


```
for (j=0; j<n; j++) {
 for (k=0; k< n; k++) {
   r = b[k][j];
   for (i=0; i<n; i++)
   c[i][j] += a[i][k] * r;
```

```
jki (& kji):
```

- 2 loads, 1 store
- avg misses/iter = 2.0

Core i7 Matrix Multiply Performance

Cycles per inner loop iteration




Today

- Cache organization and operation
- Performance impact of caches
 - The memory mountain
 - Rearranging Ssignment Project Exam Help
 - Using blocking to improve temporal locality https://powcoder.com

Add WeChat powcoder

Example: Matrix Multiplication




n

X

Cache Miss Analysis


- Assume:
 - Matrix elements are doubles
 - Cache line = 8 doubles
 - Cache size Assignment Project Exam Help
- First iteration: https://powcoder.com
 - n/8 + n = 9n/8 misses WeChat powcoder
 - Afterwards in cache: (schematic)



Cache Miss Analysis

Assume:

- Matrix elements are doubles
- Cache line = 8 doubles
- Cache size Assignment Project Exam Help
- Second iteration.https://powcoder.com
 - Again: Add WeChat powcoder n/8 + n = 9n/8 misses —




Total misses:

 $9n/8 n^2 = (9/8) n^3$

Blocked Matrix Multiplication

```
c = (double *) calloc(sizeof(double), n*n);
/* Multiply n x n matrices a and b */
void mmm(double *a, double *b, double *c, int n) {
    int i, j, k;
    for (i = 0; i < n; i+=L)
       for (j = Assignment, Project Exam Help
             for (k = 0; k < n; k+=L)
                       for (j1 = j; j1 < j+L; j1++)
Add: Wathat; powcoderk1++)
                               c[i1*n+j1] += a[i1*n + k1]*b[k1*n + j1];
                                                           matmult/bmm.c
```




n/L blocks


Cache Miss Analysis


- Assume:
 - Cache line = 8 doubles. Blocking size L ≥ 8
 - Cache size C << n (much smaller than n)
 - Three blocks signment Project Exam Help
- First (block) iterations://powcoder.com
 - Misses per block: L²/8 We Chat powcoder
 - Blocks per Iteration: 2n/L
 (omitting matrix c)
 - Misses per Iteration:

$$2n/L \times L^2/8 = nL/4$$

Afterwards in cache (schematic)








X

Cache Miss Analysis

Assume:

- Cache line = 8 doubles. Blocking size L ≥ 8
- Cache size C << n (much smaller than n)
- Three blocks if fit into cache: 31.2 < C Exam Help
- Second (block) iteration:powcoder.com
 - Same misses as first iteration

 Add WeChat powcoder
 - $2n/L \times L^2/8 = nL/4$



Total misses:

• nL/4 misses per iteration x $(n/L)^2$ iterations = $n^3/(4L)$ misses

Blocking Summary

- No blocking: (9/8) n³ misses
- Blocking: $(1/(4L)) n^3$ misses
- Assignment Project Exam Help

 Use largest block size L, such that L satisfies 3L² < C
 - Fit three blocks in cathet by / pt we ever com
- Reason for dramatic difference: powcoder
 - Matrix multiplication has inherent temporal locality:
 - Input data: $3n^2$, computation $2n^3$
 - Every array elements used O(n) times!
 - But program has to be written properly

Cache Summary

- Cache memories can have significant performance impact
- You can write your programs to exploit this!
 Assignment Project Exam Help
 Focus on the inner loops, where bulk of computations and memory
 - Focus on the inner loops, where bulk of computations and memory accesses occur.
 - accesses occur. https://powcoder.com
 Try to maximize spatial locality by reading data objects sequentially with stride 1. Add WeChat powcoder
 Try to maximize temporal locality by using a data object as often as
 - Try to maximize temporal locality by using a data object as often as possible once it's read from memory.

Supplemental slides

Assignment Project Exam Help


https://powcoder.com

Add WeChat powcoder


Core i5 Haswell

3.1 GHz

The Memory Mountain



Cache Capacity Effects from Memory Mountain



Core i7 Haswell
3.1 GHz
32 KB L1 d-cache
256 KB L2 cache
8 MB L3 cache
64 B block size


Slice through memory mountain with stride=8

Working set size (bytes)

Cache Block Size Effects from Memory Mountain

Core i7 Haswell 2.26 GHz 32 KB L1 d-cache 256 KB L2 cache 8 MB L3 cache 64 B block size


Throughput for size = 128K




Modeling Block Size Effects from Memory Mountain

Core i7 Haswell 2.26 GHz 32 KB L1 d-cache 256 KB L2 cache 8 MB L3 cache 64 B block size

Throughput for size = 128K





Matrix Multiplication (jik)

```
/* jik */

for (j=0; j<n; j++) {
    for (i=0; i<n; i++) {
        sum = 0.0; Assignment Project
        for (k=0; k<n; k++)
            sum += a[i][k] b[k][j]; Coder.com
        }
        Add WeChat powcoder
    }
}

Add WeChat powcoder

Row-wise Column-
    wise
```

Misses per inner loop iteration:

<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0

Matrix Multiplication (ikj)

Misses per inner loop iteration:

<u>A</u> <u>B</u> <u>C</u> 0.0 0.25 0.25

Matrix Multiplication (kji)

Misses per inner loop iteration:

<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0