

#### The Memory Hierarchy

Assignment Project Exam Help 15-213/18-213/14-513/15-513/18-613: Introduction to Computer Systems 10<sup>th</sup> Lecture, October 1, 2020 https://powcoder.com

Add WeChat powcoder

#### **Announcements**

- C Bootcamp Sunday 10/4, 7-9pm
- **Recitation Monday: Stacks and Attacks**
- Assignment Project Exam Help Lab 3 (attacklab)
  - Due Thur, Oct. 8 https://prowcoder.com
- Written Assignment 3 peer grading

  Due Wed, Oct. 7, 11:59pm ET

  Due Wed, Oct. 7, 11:59pm ET
- Written Assignment 4 available on Canvas
  - Due Wed, Oct. 7, 11:59pm ET

### **Today**

- The memory abstraction
- RAM: main memory building block
- Locality of reference
- The memorAssignment Project Exam Help
- Storage technologies and trends https://powcoder.com

Add WeChat powcoder

### **Writing & Reading Memory**

#### **■** Write

- Transfer data from CPU to memory movq %rax, 8(%rsp)
- "Store" operationing nent Project Exam Help


#### https://powcoder.com

#### Read

- Transfer data from move 8 (%rsp), %rax
- "Load" operation


# **Traditional Bus Structure Connecting CPU and Memory**

- A bus is a collection of parallel wires that carry address, data, and control signals.
- Buses are typically shared by multiple devices.




### **Memory Read Transaction (1)**

CPU places address A on the memory bus.




# **Memory Read Transaction (2)**

Main memory reads A from the memory bus, retrieves word x, and places it on the bus.




# **Memory Read Transaction (3)**

CPU read word x from the bus and copies it into register %rax.




### **Memory Write Transaction (1)**

CPU places address A on bus. Main memory reads it and waits for the corresponding data word to arrive.




# **Memory Write Transaction (2)**

CPU places data word y on the bus.



# **Memory Write Transaction (3)**

Main memory reads data word y from the bus and stores it at address A.



### **Today**

- The memory abstraction
- RAM : main memory building block
- Locality of reference
- The memorAssignment Project Exam Help
- Storage technologies and trends https://powcoder.com

Add WeChat powcoder

### Random-Access Memory (RAM)

#### Key features

- RAM is traditionally packaged as a chip.
  - or embedded as part of processor chip
- Basic storages signment | Projector Examer Lealp
- Multiple RAM chips form a memory. https://powcoder.com
- RAM comes in twodarie ties hat powcoder
  - SRAM (Static RAM)
  - DRAM (Dynamic RAM)

#### RAM Technologies

DRAM



capacitor / bit

Capacitor oriented vertically

Must refresh state periodically

**SRAM** 

6 transistors / bit

Add WeChat powcoder

1 Transistor + 1 Holds state indefinitely (but will still lose data on power loss)

#### **SRAM vs DRAM Summary**

```
Needs
        Trans.
                Access
                        Needs
        per bit
                        refresh? EDC?
                time
                                                Applications
                                        Cost
SRAM
       6 or 8
                       No
                                Maybe 100x
                                              Cache memories
                1x
                Assignment Project Exam Help
10x Yes 1x Main me
                                                Main memories,
DRAM
                     https://powcoder.comframe buffers
```

EDC: Error detection and correction

#### Add WeChat powcoder

#### Trends

- SRAM scales with semiconductor technology
  - Reaching its limits
- DRAM scaling limited by need for minimum capacitance
  - Aspect ratio limits how deep can make capacitor
  - Also reaching its limits


#### **Enhanced DRAMs**

- Operation of DRAM cell has not changed since its invention
  - Commercialized by Intel in 1970.
- DRAM cores with better interface logic and faster I/O :
  - Synchronous Spignment Project Exam Help
    - Uses a conventional clock signal instead of asynchronous control https://powcoder.com
  - Double data-rate Ay 1 dh Twho (13) PRA MORE (18)
    - Double edge clocking sends two bits per cycle per pin
    - Different types distinguished by size of small prefetch buffer:
      - DDR (2 bits), DDR2 (4 bits), DDR3 (8 bits), DDR4 (16 bits)
    - By 2010, standard for most server and desktop systems
    - Intel Core i7 supports DDR3 and DDR4 SDRAM

#### **Conventional DRAM Organization**

#### $\mathbf{d} \times \mathbf{w} \mathsf{DRAM}$ :

•  $d \cdot w$  total bits organized as d supercells of size w bits




18

### Reading DRAM Supercell (2,1)

Step 1(a): Row access strobe (RAS) selects row 2.

Step 1(b): Row 2 copied from DRAM array to row buffer.




### Reading DRAM Supercell (2,1)


Step 2(a): Column access strobe (CAS) selects column 1.

Step 2(b): Supercell (2,1) copied from buffer to data lines, and eventually back to the CPU.

Step 3: All data written back to row to provide refresh



### **Memory Modules**




# **Today**

- The memory Abstraction
- DRAM : main memory building block
- Locality of reference
- The memorAssignment Project Exam Help
- Storage technologies and trends https://powcoder.com

Add WeChat powcoder

#### The CPU-Memory Gap

The gap widens between DRAM, disk, and CPU speeds.



#### Locality to the Rescue!

The key to bridging this CPU-Memory gap is a fundamental property of computer programs known as locality.

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

# Locality

 Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

Assignment Project Exam Help

- Temporal locality://powcoder.com
  - Recently referenced items are likely
     to be referenced again where referenced items are likely
- Spatial locality:
  - Items with nearby addresses tend to be referenced close together in time



### **Locality Example**

```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
Assignment Project Exam Help</pre>
```

■ Data references <a href="https://powcoder.com">https://powcoder.com</a> Locality?

Reference array elements in succession (stride-1 reference pattern).

Reference variable sum each iteration.temporal

#### Instruction references

Reference instructions in sequence.

Cycle through loop repeatedly. temporal

#### Qualitative Estimates of Locality

Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.

 Question: Dees this function have good locality with respect to array a?

```
Hint: array layout
```

**Answer: yes** Stride-1 reference pattern

```
int sum array rows(int a[M][N])
                   https://powcoder.com
int i, j, sum = 0;
is row-major order Add Wechat powcoder w: i++)
                                 for (j = 0; j < N; j++)
                                      sum += a[i][j];
                             return sum;
```

a	a	a	a	a	a
[0]	 [0]	[1]	 [1]	 [M-1]	 [M-1]
[0]	[N-1]	[0]	[N-1]	[0]	[N-1]

#### **Locality Example**

Question: Does this function have good locality with respect to array a?

```
int sum_ar assignment Project Exam Help Answer: no

int i, j, sumps: %powcoder.com Stride N reference

for (j = 0; j < N; j++)
for (i Add Welmhal powcoder

sum += a[i][j];
return sum;

Note: If M is very small
then good locality. Why?
```

a		a	a		a		a		a
[0]	• • •	[0]	[1]	• • •	[1]	• • •	[M-1]	• • •	[M-1]
[0]		[N-1]	[0]		[N-1]		[0]		[N-1]

#### **Locality Example**

Question: Can you permute the loops so that the function scans the 3-d array a with a stride-1 reference pattern (and thus has good spatial locality)?

Assignment Project Exam Help

```
$ time ./loopijk
int sum array 3d(int a[M][N][N])
                  https://powcoder.com
                                                real
                                                      0m2.765s
                                                      0m2.328s
    int i, j, k, sum = 0;
                                                user
                                                      0m0.422s
                                                sys
    for (i = 0; i < N; i++)</pre>
                                                $ time ./loopkij
         for (j = 0; j < N; j++)
             for (k = 0; k < M; k++)
                                                      0m1.651s
                                                real
                                                      0m1.234s
                  sum += a[k][i][j];
                                                user
                                                      0m0.422s
                                                sys
    return sum;
```

Answer: make j the inner loop


# **Today**

- The memory abstraction
- DRAM : main memory building block
- Locality of reference
- The memory higgs thent Project Exam Help
- Storage technologies and trends https://powcoder.com

Add WeChat powcoder

### **Memory Hierarchies**


- Some fundamental and enduring properties of hardware and software:
  - Fast storage technologies cost more per byte, have less capacity, and requirers ignored the logical end requirers in the logical end in the log
  - The gap between CPU and main memory speed is widening.
  - Well-written programs ten Power Programme Well-written programme Ten Power Po
- Add WeChat powcoder
   These fundamental properties complement each other beautifully.
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy.




#### **Caches**

- Cache: A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device.
- Fundamental idea of a memory hierarchy:
  - For each kasistement Projecta Exam develops a cache for the larger, slower device at level k+1.
- Why do memory https://powcoder.com
  - Because of locality, programs tend to access the data at level k more often than they access the data at level k+1.
  - Thus, the storage at level k+1 can be slower, and thus larger and cheaper per bit.
- Big Idea (Ideal): The memory hierarchy creates a large pool of storage that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.


### **General Cache Concepts**




#### **General Cache Concepts: Hit**



#### **General Cache Concepts: Miss**



#### **Memory**



#### Block b is stored in cache

- Placement policy: determines where b goes
- Replacement policy: determines which block gets evicted (victim)

Impact of spatial locality on number of misses?

# **General Caching Concepts: 3 Types of Cache Misses**

#### ■ Cold (compulsory) miss

• Cold misses occur because the cache starts empty and this is the first reference to start Project Exam Help

#### Capacity miss

https://powcoder.com
 Occurs when the set of active cache blocks (working set) is larger than the cache.
 Add WeChat powcoder

#### Conflict miss

- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
  - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
  - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.

# **Examples of Caching in the Mem. Hierarchy**

Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-8 byte words	CPU core	0	Compiler
TLB	Address translations	r Project Exan	n Help °	Hardware MMU
L1 cache	64-byte blocks	On-Chip L1 DOWCOder.con	4	Hardware
L2 cache	64-byte blocks	On-Chip L2	10	Hardware
Virtual Memory	4-KB pages Add V	Mainmemory CCHAU DOWCOO	ler 100	Hardware + OS
Buffer cache	Parts of files	Main memory	100	os
Disk cache	Disk sectors	Disk controller	100,000	Disk firmware
Network buffer cache	Parts of files	Local disk	10,000,000	NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server

Quiz Time! Assignment Project Exam Help

https://powcoder.com

Check out: Add WeChat powcoder

https://canvas.cmu.edu/courses/17808/

# **Today**


- The memory abstraction
- RAM: main memory building block
- Locality of reference
- The memorAssignment Project Exam Help
- Storage technologies and trends

https://powcoder.com

Add WeChat powcoder

### **Storage Technologies**

Magnetic Disks



- Store on magnetic medium
- Electromechanical access

Store as persistent charge

Nonvolatile (Flash)

Memory

- Implemented with 3-D structure
  - 100+ levels of cells
  - 3 bits data per cell

#### What's Inside A Disk Drive?





Image courtesy of Seagate Technology


#### **Disk Geometry**

- Disks consist of platters, each with two surfaces.
- Each surface consists of concentric rings called tracks.
- Each track consists of sectors separated by gaps. Assignment Project Exam Help




### **Disk Capacity**

- Capacity: maximum number of bits that can be stored.
  - Vendors express capacity in units of gigabytes (GB) or terabytes (TB), where 1 GB = 10<sup>9</sup> Bytes and 1 TB = 10<sup>12</sup> Bytes
- Capacity is determined by Rhejecte Chamble by Glactors:
  - Recording density (bits/in): number of bits that can be squeezed into a 1 inch segment pracpowcoder.com
  - Track density (tracks/in): number of tracks that can be squeezed into a 1 inch radial segment. WeChat powcoder
  - Areal density (bits/in²): product of recording and track density.




## **Disk Operation (Single-Platter View)**


The disk surface spins at a fixed rotational rate



### **Disk Operation (Multi-Platter View)**



#### **Disk Access – Service Time Components**



#### **Disk Access Time**

Average time to access some target sector approximated by:

$$T_{access} = T_{avg seek} + T_{avg rotation} + T_{avg transfer}$$

Seek time (T<sub>avg seek</sub>)

- Time to position beads over cylinder containing target sector.
- Typical T<sub>avg seek</sub> is 3—9 ms, https://powcoder.com
  Rotational latency (T<sub>avg rotation</sub>)
- - Time waiting for Archail Victor per to the town to pake funder r/w head.
  - $T_{avg rotation} = 1/2 \times 1/RPMs \times 60 sec/1 min$
  - Typical rotational rate = 7,200 RPMs
- Transfer time (T<sub>avg transfer</sub>)
  - Time to read the bits in the target sector.
  - T<sub>avg transfer</sub> = 1/RPM x 1/(avg # sectors/track) x 60 secs/1 min

time for one rotation (in minutes) fraction of a rotation to be read

### **Disk Access Time Example**

#### Given:

- Rotational rate = 7,200 RPM
- Average seek time = 9 ms
- Avg # sectors/trigght Project Exam Help


#### Derived:

- $T_{\text{avg rotation}} = \frac{1}{2} \times \frac{\text{https://powcoder.com}}{\text{for secs/powcoder.com}} \times 1000 \text{ ms/sec} = 4 \text{ ms}$
- $T_{\text{avg transfer}} = 60/7200 \text{ x}_{1}1/400 \text{ x}_{1}000 \text{ ms/sec} = 0.02 \text{ ms}$
- $T_{access} = 9 \text{ ms} + 4 \text{ ms} + 0.02 \text{ ms}$


#### Important points:

- Access time dominated by seek time and rotational latency.
- First bit in a sector is the most expensive, the rest are free.
- SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
  - Disk is about 40,000 times slower than SRAM,
  - 2,500 times slower than DRAM.


# I/O Bus




# Reading a Disk Sector (1)



# Reading a Disk Sector (2)



# Reading a Disk Sector (3)



#### **Nonvolatile Memories**


- DRAM and SRAM are volatile memories
  - Lose information if powered off.
- Nonvolatile memories retain value even if powered off
  - Read-only memory (ROM): pregrammed during production
  - Electrically eraseable PROM (EEPROM): electronic erase capability
  - Flash memory: Ehreens/pyithwartibe(block) erase capability
    - Wears out after about 100,000 erasings
  - 3D XPoint (Intel pttmle) Weenhatnpowooder
    - New materials



#### Uses for Nonvolatile Memories

- Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)
- Solid state disks (replacing rotating disks)
- Disk caches

### Solid State Disks (SSDs)



- Pages: 512KB to 4KB, Blocks: 32 to 128 pages
- Data read/written in units of pages.
- Page can be written only after its block has been erased.
- A block wears out after about 100,000 repeated writes.

#### SSD Performance Characteristics

**Benchmark of Samsung 940 EVO Plus** 

https://ssd.userbenchmark.com/SpeedTest/711305/Samsung-SSD-970-EVO-Plus-250GB

Sequential read throughput 2,126 MB/s 1,880 MB/s **Sequential write tput** Random read throughpuitgnm 240t MB/s je Random wr Itlethout 59 MB/s

- Sequential access faster than condom caccess
- Common theme in the memory hierarchy
   Random writes are somewhat slower
  - Erasing a block takes a long time (~1 ms).
  - Modifying a block page requires all other pages to be copied to new block.
  - Flash translation layer allows accumulating series of small writes before doing block write.

### SSD Tradeoffs vs Rotating Disks

#### **Advantages**

No moving parts → faster, less power, more rugged

### ■ Disadvantagessignment Project Exam Help

- Have the potential to wear out <a href="https://powcoder.com">https://powcoder.com</a>
   Mitigated by "wear leveling logic" in flash translation layer

  - E.g. Samsung/1940/EVV Blus swarphtees 60/Ewrites/byte of writes before they wear out
  - Controller migrates data to minimize wear level
- In 2019, about 4 times more expensive per byte
  - And, relative cost will keep dropping

#### Applications

- Smartphones, laptops
- Increasingly common in desktops and servers

### **Summary**

- The speed gap between CPU, memory and mass storage continues to widen.
- Well-written programs exhibit a property called locality.

https://powcoder.com

- Memory hierarchies based on caching close the gap by exploiting locality. dd WeChat powcoder
- Flash memory progress outpacing all other memory and storage technologies (DRAM, SRAM, magnetic disk)
  - Able to stack cells in three dimensions

# Supplemental slides

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

## **Storage Trends**

#### **SRAM**

Metric	1985	1990	1995	2000	2005	2010	2015	2015:1985
\$/MB	2,900	320	256	100	75	60	320	116
access (ns)	150	35 <del>221 0 11 1</del>	15 nent D	3.	2 Evan	1.5	200	115

#### **DRAM**

Metric	1985	19 <mark>90</mark> t	ps.1995	oweed	l <mark>er?2005</mark> m	2010	2015	2015:1985
\$/MB access (ns) typical size (MB)	880 200 0.256	100 100 4	ld 70 16	Chat p	0.1 00 % COO 2,000	0.06 le <b>k</b> 0 8,000	0.02 20 16.000	44,000 10 62,500

#### **Disk**

Metric	1985	1990	1995	2000	2005	2010	2015	2015:1985
\$/GB	100,000	8,000	300	10	5	0.3	0.03	3,333,333
access (ms)	<b>75</b>	28	10	8	5	<b>3</b>	3	25
typical size (GB)	0.01	0.16	1	20	160	1,500	3,000	300,000

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

#### **CPU Clock Rates**

Inflection point in computer history when designers hit the "Power Wall"

1985	1990	1995	2003	2005	2010	2015	2015:1985
80286	80386 ASS	Pentium 1gnme	P-4 nt Pr	Core 2 Oject Ex	Core i7(r	n) Core i7(h	n)
2) 6	20	hotps:	/áp <b>oo</b> v	vc <b>a,dw</b> r.c	C <b>2</b> 1 <b>50</b> 0	3,000	500
166	50	Add '	WeC 0.30	hat pow 0.50	coder 0.4	0.33	500
1	1	1	1	2	4	4	4
166	50	6	0.30	0.25	0.10	0.08	2,075
	80286 2) 6 166 1	80286 80386 2) 6 20 166 50 1 1	80286 80386 Pentium Assignme  2) 6 20 hstys:  166 50 6  1 1 1  166 50 6	80286 80386 Pentium P-4Pr Assignment Pr 2) 6 20 150tps://313000v 166 50 6 0.30 1 1 1 1	80286 80386 Pentium P-4 Project Exert 6 20 150tps://spoowco.door.com/ 166 50 6 0.30 0.50  166 50 6 0.30 0.25	80286 80386 Pentium P-4 Core 2 Core i7(i Assignment Project Exam He 2) 6 20 150tps://spoowco.door.co.j500  Add WeChat powcoder 0.30 0.50 0.4  1 1 1 1 1 2 4  166 50 6 0.30 0.25 0.10	80286 80386 Pentium P-4 Core 2 Core i7(n) Core i7(h Assignment Project Exam Help  2) 6 20 150tps://spoowco.door.co.j500 3,000  Add WeChat powcoder 0.30  1 1 1 1 1 2 4 4  166 50 6 0.30 0.25 0.10 0.08

(n) Nehalem processor

(h) Haswell processor