
Hardware Components

In this lab assignment, you will design the top level, register file, control decoder, ALU (arithmetic logic unit), data memory, muxes (signal routing switches), lookup tables, and fetch unit (program counter plus instruction ROM) for your CPU. For this and future designs, we want the *highest* level of your design to be a schematic and [System]Verilog code. You may either hand-draw the schematic or generate it using the Quartus RTL Viewer function, which I shall demonstrate in class during week 1. Anything below that can be schematic (again either drawn or generated by Quartus) and Verilog, or just Verilog. For example, to generate the in-class example, I have a project comprising several Verilog .sv files (top.sv, prog_ctr.sv, inst_mem.sv, decoder.sv, ALU.sv, reg_file.sv, data_mem.sv). The Verilog files implement the symbols included in the block diagram file. Everyone will use ModelSim for simulation and Intel (formerly Altera) Quartus II for logic synthesis in the Cyclone IVE family, device EP4CE40F29C6. Although we permit you to use regular "last century" Verilog, we strongly encourage the use of SystemVerilog. Many hardware designers find the combination of schematic and [System]Verilog helpful. The walkthrough posted on Canvas will take you through it.

In addition to connecting everything together at the top level, you will demonstrate the functionally Stant population and ALU through ModelSix sanitation purposes in my in-class example, I have connected the register file and ALU – you may make similar multimodule subassemblies, if you'd like.

The fetch unit point notified sent instruct when the first out of the program counter (PC). It should look something like the following diagram:



See signal explanations immediately below.

The *program counter* is a state element (register) which outputs the address pointer of the next instruction. *Instruction ROM* is a read only memory block that holds your 9-bit machine code. It doesn't have to hold your actual code (generated in Lab 3) yet at this point, but it might as well – but it should hold something so we can see the effect of changing PCs. The *next PC logic* takes as input the previous PC and several other signals and calculates the next PC value. The inputs to the next PC logic are:

start – when asserted during a clock edge, it sets the PC to the starting address (e.g., 0) of your first program. start address has the starting address of your program.

branch – when asserted it indicates that the prior instruction was a branch.

taken – [optional – more on this in week 1 lecture] when the instruction is a branch, this signal when asserted indicates the branch was resolved as taken. On non-branch instructions, the next PC should be PC+1 (regardless of the value of *taken*). For branch instructions, the new PC is either PC+1 (branch not taken) or *target* (branch taken). If your branches are always PC-relative, then you can redefine *target* to be a signed distance rather than an absolute address if you want. Make sure you tell us this is what you're doing. (*Note: ARM and MIPS increment their respective PCs by 4, simply by convention because their machine codes are 32 bits = 4 bytes wide. We'll just increment by 1, for each 9-bit value of our machine code.)*

You will demonstrate each element of your design in two ways. First, with your verilog code.

Second, you must demonstrate correct operation of all ALU operations and fetch unit functions with either timing diagrams or a ModelSim transcript listing. An example of a (partial) timing diagram will be demonstrate all ALU operations (this includes math to support load address computation, or any other computation required by your design), each with a couple of interesting inputs. Make sure any relevant corner/unusual cases are demonstrated. If you support instructions that do multiple computations are demonstrating ALU operations, not instructions. So, for example, instructions that do no computation (e.g., branch to address in register) need not be demonstrated. There will also be a timing diagram for the fetch unit, showing it doing everything interesting (increment, absolute jump/branch, conditional jump/branch, etc.). The schematics and timing diagrams will be difficult for us to understand without a great deal of annotation. Good organization of files and Verilog modules also helps.

The lab report will comprise:

- 1. Introduction and general comments. Overview of report.
- 2. Summarize your ISA from Lab 1 (general type; operations supported, with full detailed descriptions).
- 3. A list of ALU operations you will be demonstrating, including the instructions they are relevant to.
- 4. Full Verilog models, hierarchically organized **if** your top level module contains subassembly modules, some of which contain smaller modules.
- 5. Well-annotated timing diagrams or transcript (diagnostic print) listings from your module level ModelSim runs, much as I have been demonstrating in class. It should be clear that your program counter / instruction memory (fetch unit) and ALU works. If your presentation leaves doubt, we'll assume it doesn't.

Answer the following question:

6. Will or SSIt guid in Granthrief in the Got (e.g. MISION RVI is approxy address pointer calculations, PC relative branch computations, etc.)? If so, how does that complicate your design? If not, how do you plan to derive necessary memory address pointer values?

https://powcoder.com

Add WeChat powcoder