

Assignment Project Exam Help

Project Overview

<https://powcoder.com>

Add WeChat powcoder

What do you need to design

- 9-bit Processor:

Instruction Set Architecture

(a) Instruction Set: Lab 1

(b) Architecture: Lab 2

- Program:

Machine Code: Lab 3

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Instruction Set (Lab 1)

C code: $A = B + C + D;$

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Machine Code:

```
00000010001100100100000000100000
00000001000100111000000000100000
```

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Here is the meaning of each name of the fields in MIPS instructions:

- *op*: Basic operation of the instruction, traditionally called the **opcode**.
- *rs*: The first register source operand.
- *rt*: The second register source operand.
- *rd*: The register destination operand. It gets the result of the operation.
- *shamt*: Shift amount. (Section 2.6 explains shift instructions and this term; it will not be used until then, and hence the field contains zero in this section.)
- *funct*: Function. This field, often called the *function code*, selects the specific variant of the operation in the *op* field.

Different types of ISA

Style	# Operands	Example	Operation
Stack	0	add	$\text{tos}_{(N-1)} \leftarrow \text{tos}_{(N)} + \text{tos}_{(N-1)}$
Accumulator	1	add A	$\text{acc} \leftarrow \text{acc} + \text{mem}[A]$
General Purpose Register	3	add A B Rc	$\text{mem}[A] \leftarrow \text{mem}[B] + \text{Rc}$
	2	add A Rc	$\text{mem}[A] \leftarrow \text{mem}[A] + \text{Rc}$
Load/Store:	3	add Ra Rb Rc	$\text{Ra} \leftarrow \text{Rb} + \text{Rc}$
		load Ra Rb	$\text{Ra} \leftarrow \text{mem}[\text{Rb}]$
		store Ra A	$\text{mem}[A] \leftarrow \text{Ra}$

Architecture (Lab 2)

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Program 1: Encryption


256 Byte Data Memory, 1 Byte = 8 bit

DataMem[0: 51]: Original input Message	DataMem[61]: N of prepending space char	DataMem[62]: LFSR tap pattern	DataMem[63]: LFSR Starting State	DataMem[64:64+N]: Encrypted Prepending Space	DataMem[64+N:127]: Encrypted Message + Encrypted Appending Space
--	---	----------------------------------	--	--	---

$10 \leq N \leq 15$
If $N > 15$, $N = 15$
If $N < 10$, $N = 10$

Assignment Project Exam Help

<https://powcoder.com>



$\text{Dest}[i] = (\text{Source}[i] - 0x20) \wedge \text{curr_LFSR}$
 $\text{curr_LFSR} = (\text{curr_LFSR} \ll 1) | ((\text{curr_LFSR} \& \text{taps}))$

Add WeChat powcoder

DataMem[64:128][7]: Parity Bit $\rightarrow \wedge[6:0]$
DataMem[64:128][6:0]: Encrypted Message

```
assign LFSR_ptrn[0] = 7'h60;  
assign LFSR_ptrn[1] = 7'h48;  
assign LFSR_ptrn[2] = 7'h78;  
assign LFSR_ptrn[3] = 7'h72;  
assign LFSR_ptrn[4] = 7'h6A;  
assign LFSR_ptrn[5] = 7'h69;  
assign LFSR_ptrn[6] = 7'h5C;  
assign LFSR_ptrn[7] = 7'h7E;  
assign LFSR_ptrn[8] = 7'h7B;
```


Program 2: Decryption

$$DM[X] = DM[64+X] \wedge \text{curr_LFSR} + 0x20$$

DataMem[0:63]:
Decrypted Message

DataMem[64:127]:
Encrypted Message

1. Use DM[64] to calculate LFSR starting state
2. Loop through all 9 LFSR tap pattern, do the decryption, and compare with DM[64:73], see which pattern is able to produce 10 ASCII space.
3. Do the decryption

Program 3: Upgraded Decryption

You will basically repeat Program 2 with some additional refinement

Difference with Program 2: **Assignment Project Exam Help**

1. Remove all initial space, until a non space character. Then store the non space characters from DM[0](assuming no error)
2. Calculate the parity bit. Does $DM[64 + X][7] == \text{^}DM[64 + X][6:0]$?
 - If yes, then store the decrypted char into DM[X]
 - If no, then store error flag 0x80 into DM[X]