

Classifying Instruction Set Architectures

Using the type of internal storage in the CPU.

Internal Storage in CPU	Explicit operands per ALU instruction	Destination for result	Access operand by	Example
Stack	(operand implicit on stack)	Stack	Push or Pop on Stack	B5500 HP3000/70
Accumulator	Assignment Proj	e Accumulator	Coap/Store accumulator	Motorola 6809
General-purpose registers	https://powc	Odegisterom Memory	Load/Store register	360, VAX

- Using the number of Axthic Weet hat named perfective tructions.
- Using operand location.
 - Can ALU operands be located in memory?
 - —RISC architecture requires all operands in register.
 - —Stack architecture requires all operands in stack. (top portion of the stack inside CPU; the rest in memory)
- Using operations provided in the ISA.
- Using types and size of operands.



Metrics for Evaluating Different ISA

- Code size (How many bytes in a program's executable code?)
 Code density (How many instructions in x K Bytes?)
 Instruction length.
 - —Stack architecture has the best code density. (No operand in ALU ops)
- Code efficiency. (Are there limitation on operand access?)
 - -Stack can not be ignored project Exam Help e.g. M_{top-x} x>=2 cannot be directly accessed.

 M_{top}-M_{top-1} is translated into **subtract** followed by **negate**
- Bottleneck in operand traffic.
 - —Stack will be the bottleneck;
 - —both input operands (from the stack tare to the stack.
- Memory traffic (How many memory references in a program (i+d)?)
 - —Accumulator Arch: Each ALU operation involves one memory reference.
- Easiness in writing compilers.
 - —General-Purpose Register Arch: we have more registers to allocate. more choices more difficult to write?
- Easiness in writing assembly programs.
 - —Stack Arch: you need to use reverse polish expression.



Comparison of Instruction Set Architectures

In the following let us compare five different ISAs.

- Stack Architecture
- **Accumulator Architecture**
- Load/Store Architecture: GPR(0,3) Arch. e.g. MIPS R2000, SPARC 0→no memory operand allowed in ALU instruction; 3-max. 3 openessing manerats Project Exam Help GPR stands for General-Purpose Register
- Register-Memory Analytepsture 600 Perchange.g. M68020
- Memory-Memory Architecture: GPR(3,3) Arch.— e.g. VAX

Add WeChat powcoder Let us compare how f=(a-b)/(c-d*e) are translated.

Assume all six variables are 4-bytes integers.

Assume opcodes are 1 bytes except push and pop in stack arch. are 2 bits. Memory address is 16 bits and register address is 5 bits.

In reality, VAX and M68020 do not have 32 registers.

We will evaluate the instruction density and memory traffic.

See the actual compiled assembly code of GPR Architectures in ~cs520/src/arch.s*.<mips, sun3, vax>



Compute f=(a-b)/(c-d*e) Using Stack Architecture

Assume that top 4 elements of the stack are inside CPU.

<u>Instructions</u> <u>Stack Content</u>M_{stacktop} '←M_{stacktop} bop M_{stacktop}

push a[a]

push b[a, b] binary operator

subtract[a-b] Assignment Project Exam Help

push c[a-b, c]

The execution of subtract operation:

push d[a-b, c, d]

push e[a-b, c, d, e]

mult [a-b, c, d*e]

subtract[a-b, c-d*e]

divide [a-b/(c-d*e)]

pop f

Instruction count=10

Add WeChat

2. pop a

ALU

1. pop b
to ALU-2

b
a-b

stack before stack after

Total bits for the instructions=bits for opcodes + bits for addresses =(6*2+4*8)+(6*16)=140 bits

Memory traffic=140 bits+6*4*8 bits = 332 bits

chow

cs420/520-CH2-5/14/99--Page 4-



Compute f=(a-b)/(c-d*e) Using Accumulator Architecture

```
<u>AC</u> temp (a memory location)AC←AC bop M<sub>p</sub>
<u>Instructions</u>
load
     d[d]
mult
     e[d*e]
                A*ssignment Project Exam Help
store temp
load
     c[c]
                                                                       h
                      https://powcoder.com
     temp[c-d*e]
sub
                                                                    from
store temp
                 [d*e]
                                                                    memory
                      Add WeChat powcode Accumulator
load
      a
sub
      h
div
      temp
store f
Instruction count=10
Total bits for the instructions=bits for opcodes + bits for addresses
      =(10*8)+(10*16)=240 bits
Memory traffic=240 bits+10*4*8 bits = 560 bits
chow
                                                        cs420/520-CH2-5/14/99--Page 5
```

Compute f=(a-b)/(c-d*e) **Using Load/Store Architecture: GPR(0,3)**

MIPS R2000 instructionssp is a special register called stack pointer.

Instructions (op dst, src1, src2)dst←src1 bop src2\$n: nth register

```
$14, 20($sp)a was allocated at M[20+sp]
lw
```

lw \$15, 16(\$sp)b was allocated at M[16+sp] subu \$24, \$14, \$15\$ ignment Project Exam Help

\$25, 8(\$sp)d was allocated at M[8+sp] lw

\$8, 4(\$sp)e was a https://apowepider.com lw

mul \$9, \$25, \$8\$9=d*e

\$10, 12(\$sp)c was And date the Chart-powcoder lw

subu \$11, \$10, \$9\$11=c-d*e

Displacement address mode \$12, \$24, \$11 div

\$12, <u>0(\$sp)</u>f was allocated at M[0+sp] SW

Instruction count=10

Total bits for the instructions=bits for opcodes + bits for addresses =(10*8)+(4*(5+5+5)+6*(5+16))=266 bits

Memory traffic=266 bits+6*4*8 bits = 458 bits

a b registers

cs420/520-CH2-5/14/99--Page 6

chow

Compute f=(a-b)/(c-d*e) Using Register-Memory Architecture: GPR(1,2)

```
a6 is a stack pointer d0 & d1 are registers
M68020 instructions
<u>Instructions</u> (op src, dst)
                                 d0
                                          d1
                                                      dst←dst bop src
                                                 d was allocated at M[a6-16]
movl a6@(-16), d0
mulsl a6@(-20), dQ
                                 [d*e].
                                                 e was allocated at M[a6-20]
movi a6@(-12), dAssignment Project Exam Helpcated at M[a6-12]
     d0. d1
subl
                                          [c-d*e]
                      https://pawcoder.comwas allocated at M[a6-4]
movl a6@(-4), d0
subl a6@(-8), d0
                                 [a-b]
                                                 b was allocated at M[a6-8]
                         deplacementation by moder
divsl d1, d0
     d0, a6@(-24)
                                                 f was allocated at M[a6-24]
movl
```

Instruction count=8

Total bits for the instructions=bits for opcodes + bits for addresses =(8*8)+(6*(5+16)+2*(5+5))=210 bits

Memory traffic=210 bits+6*4*8 bits = 402 bits

chow

cs420/520-CH2-5/14/99--Page 7-



chow

Compute f=(a-b)/(c-d*e) Using Memory-Memory Architecture: GPR(3,3)

Instruction count=5 Add WeChat powcoder

Total bits for the instructions=bits for opcodes + bits for addresses =(5*8)+(6*16+7*5)=171 bits

Memory traffic=171 bits+6*4*8 bits = 363 bits

cs420/520-CH2-5/14/99--Page 8-

Comparison of ISAs In terms of Instruction Density and Memory Traffic


Architecture	Instruction	Code Size (bits)	Memory Traffic (bits)
StackSign	nen _{to} ro	ech toxai	n Hegy
Accumulator	10 S://DOW/	240	560
Load-Store	10	266	458
RegMen.de	d W&Cha	at powco	der ⁴⁰²
MemMem.	5	171	363

How about the speed of execution?



Misalignment causes hardware complications

A misalignment memory access results in multiple aligned memory references.



To get the integer in to the register, it not only requires two memory accesses but also requires CPU to perform **shift** and **or** operations when receiving data.

chow

cs420/520-CH2-5/14/99--Page 10-



Memory Alignment may require more storage

How many bytes will be allocated for the following structure on SPARC and PC? How about on SPARC and PC?

```
struct PenRecord{
    unsigned char msgType;
    short size;
    int X;
    int Y;} pr; Assignment Project Exam Help
```

Assume pr is allocated at memory starting at address 2000.

After we executed "pr.m. posize of er.X-1ppr.Y=256;", here are the content of memory on differen machines in hexadecimal.

```
      address
      2000
      A size We shat power of all power of all power of a constraint of a
```

Bytes with red color are padding bytes. A structure variable is allocated with memory that is multiple of its largest element size.

chow



Byte Ordering

There are two ways to ordering the bytes of short, int, long data in memory.

- Little endian—(e.g, PC) put the byte with the less significant value in the lower address of the allocated memory. Least significant byte sends/saves first.
- Big endian—(e.g, SPARC) put the byte with more significant value in the lower address of the patent of the lower address of the patent of the lower address.

address 2000 ___ size X ___ Y_ __ 2011
On sparc: 08 00 00 04 00 00 00 01 00 00 01 00
big endian machine: For X, ipwas allocated at addresses 2004-7. The least significant of the four bytes, 01, is allocated at address 2007 (the higher address).

Add WeChat powcoder

On Pentium: <u>08</u> fd 04 00 <u>01</u> <u>00</u> <u>00</u> <u>00</u> 00 01 00 00 little endian machine: For X, it was allocated at addresses 2004-7. The least significant of the four bytes, 01, is allocated at addresses 2004 (the lower address).



chow

Memory Alignment

```
What happens if we change the declaration by moving the size field to the end?
struct PenRecord(
    unsigned char msgType;
    int X:
    int Y:
    short size:
                  Assignment Project Exam Help
} pr;
Assume pr is allocated at memory starting at address 2000.
After we executed "pr.ms/stype=/8,po.svzeed or.x=0,par.Y=256, here are
the content of memory on different machines generated by write2.c
             2000 Add WeChat powcodine 2015
08 00 00 00 00 00 00 01 00 00 01 00 00 04 06 38
address
On sparc:
16 bytes
On Pentium: 08 00 00 00 01 00 00 00 01 00 00 04 00 40 00
12 bytes
             <u>08</u> 01 00 00 00 <u>00 01 00 00</u> 04 00
On old 86:
11 bytes.
Bytes with red color are padding bytes. A structure variable is allocated with
memory that is multiple of its largest element size. What if we change int to double
                                                             cs420/520-CH2-5/14/99--Page 13-
```



Memory Alignment Exercise

In ~cs520/alignment, there is a program, called writer.c, that declares a variable of the type PenRecord, sets its field values to be msgtype=8, X=1, Y=256, size=4, and print out sizeof(struct PenRecord), save the variable in binary form in a file, called datafile. Another program, reader.c, reads in the datafile and print the values of PenRecord fields. Assume you are in ~cs520 directory.

a) Run "SPARC/writer" on a SPARC, then run "LPC/reader datafile" on a Linux PC. Observe difference.

b) Run "SPARCA SSIEGUMA GUITO PEOPECE & BOUNDARY EL CHIP rences.

In chow.uccs.edu (a Win95 machine), at c:\cs520,

- a) telnet to chow.uc**tstepts with login-guest** and nassword=cs520 b) run "reader datafile.spa" and see how data are interpreted.

Character does not require alignment; integer, short, and long require alignment.

On Pentium PC, DEC3160, DEC3160 and Spark, GRIST terpreted as 4 bytes.

On DECalpha, long is 8 bytes; while on other machines, long is 4 bytes.

DEC3100, DECalpha, has stringent aligned accesses of objects.

SUN3, a 680x0 machine, has less stringent in aligned accesses. Both short and integer only need to align at even address.

Compilers on Pentium PC with Linux and Win32 generate code that requires memory alignment. The old 386 and 486 compilers generate code without memory requirement.



~cs520/alignment/writer.c

```
#include <stdio.h> ...
struct PenRecord {
     unsigned char msgType;
     short size:
     int X;
     int Y;};
main() {
     int fd, cc;
     int accessible:
     struct PenRecord r;
     if (accAss(station Froject Exam Help
     /* file with same name exist */
     if ((fd=open("datafile", O_WRONLY, 00777)) <= 0) {
           printf("fattps://d)powcoder.com
           exit(1);}
     } else if ((fd=opent data we'e e-hate bowe oder
           printf("fd=%d\n", fd);
           exit(1);}
     r.msgType=8;
     r.X=1;
     r.Y=256;
     r.size=4;
     printf("size of PenRecord =%d\n", sizeof(struct PenRecord));
     cc=write(fd, &(r.msgType), sizeof(struct PenRecord));
     printf("no.of bytes written is %d\nr.msgType=%d, r.X=%d, r.Y=%d,
           r.size=%d\n", cc, r.msgType, r.X, r.Y, r.size);
     close(fd);
}
```



~cs520/alignment/reader.c

```
#include <stdio.h> ....
struct PenRecord {
     unsigned char msgType;
     short size:
     int X;
     int Y;} r;
main() {
     int fd, cc;
     if ((fd=open("datafile", O_RDONLY, 0)) <= 0) exit(1);
     printf("siza of RenRecord 1900 of reize of (strutt RenRecord) of p
     cc=read(fd, &r, sizeof(struct PenRecord));
     printf("no.of bytes read is %d\nr.msgType=%d, r.X=%d, r.Y=%d, r.size=%d\n",
              cc, r.msqttps:x/powcooder.com
     close(fd):
                     Add WeChat powcoder
Run writer on SPARC, we get the following output:
     size of PenRecord = 12
     no.of bytes written is 12
     r.msgType=8, r.X=1, r.Y=256, r.size=4
Run reader on DEC3100 with the datafile generated by writer on SPARC, got:
     size of PenRecord = 12
     no.of bytes read is 12
     r.msgType=8, r.X=16777216, r.65536, , r.size=1024
Run reader on SPARC with the datafile generated by writer on SPARC, got:
     size of PenRecord = 12
     no.of bytes read is 12
     r.msgType=8, r.X=1, r.Y=256, r.size=4
```



Examples of Addressing Modes VAX instructions

```
.text
LL0:.align 1
                                               fp-4
.globl
          main
                                               fp-8
#
          static int sdata;
                                             fp-12
.lcomm
          L16,4
                                                     buf[127:124
.set
          L12,0x0
.data
.text
main:.wordL12
          int i, j;
#
                                                       buf[3:0]
#
          int *p;
          char buf[128];
#
                                             fp-141
#
          char c;
          -144(sp),sp
movab
#
          i=Assignment Project Exar
movl
          $3,-4(fp)
          i = i + 4;
#
          $4,-4(fp),-B(ft)ps.#//4(fp); Pisplacement address mode
addl3
#
          p = \&i:
          -4(fp),-12(fp)
moval
#
          *p += 1;
                   Add WeChatpowcoder address mode
          *-12(fp)
incl
          sdata = i;
#
                           #L16: Direct address mode
          -4(fp),L16
movl
#
          c = buf[i];
          -140(fp),r0
moval
          -4(fp),r1
movl
                           # (r0)[r1]: Scaled address mode
          (r0)[r1],-141(fp)
movb
#
          for (j=1; j<10; j++) {
          $1,-8(fp)
movl
                    buf[j] = c;
L2000001:moval-140(fp),r0
movl
          -8(fp),r1
          -141(fp),(r0)[r1]
movb
aoblss
          $10,-8(fp),L2000001
#}
ret
```

Similar compiled codes for DEC3100 on ~cs520/src/addrmode.s*



Design Consideration of Addressing Modes

Direct Full Size or Short Literal ADD R4, #3

/Immediate

chow

Indirect Register vs. Memory ADD R4, (R1)

> as intermediate location ADD R4, @(R1)

Full Size vs. Short Displacement LW R12, (R11+R2) Indexed

Showing a property of the state of the state

Pre- vs. Post-Increment Self Modifying ADD R1, (R2)+

Pre- vsnttpst:Deprement der.com ADD R1, -(R2)

Fixed vs. Data Dependent

Increment (Perrement) powcoder
Powerful instruction set architectures such as VAX were designed to translate the constructs of programming languages in very few instructions.

→ providing high level hardware support for languages.

But they also made the design of those processors very difficult and caused the delay of the delivery.

→In early 1980s, the direction of computer architecture starts the shift to a simpler architecture and RISC was born.



Trade-off in Encoding Address Modes

- 1. The desire to have as many registers and addressing modes as possible.
- 2. The impact of the size of the register and addressing mode fields on the average instruction size and hence on the average program size.
- 3. A desire to have instructions encode into lengths that will be easy to handle in the implementation, e.g. instructions in multiples of bytes, rather than arbitrary length warphetett Prayjecto Externs Helpp d-length instruction.

Add WeChat powcoder



Operations in the Instruction Set


Operator type	Examples
Arithmetic and Logical	Integer arithmetic and logical operations: add, and, subtract, or
Data Transfer	Load/Store (move instructions on machines with memory addressing)
Control	Branch, jump, procedure call and return, traps
System	Operating system call, virtual memory management instructions
Floating point	Floating-point operations: add, multiply
Decimal	Decimal add, decimal multiply, decimal-to-character conversions
String	String move, string compare, string search

Add WeChat powcoder



Statistics about Control Flow Change

- Branches every 6 to 20 instructions
- Procedure calls every 70 to 300 instructions
- Branches 12 to 14 times more frequent than procedure calls.
- 0 is the most frequent used immediate value in compared (83%).
- Most backward-going branches are loop branches
- Loop branches as tight ments by oject by am Help
- Branch behavior is application dependent and sometimes compilerdependent. https://powcoder.com





Procedure Call/Return

Two basic approaches to save registers in procedure calls:

- Caller-saving
- Callee-saving

Where to save registers in procedure calls:

- Memory area pointed by the stack pointer
- Register Windowsigspanent Project Exam Help

https://powcoder.com

Add WeChat powcoder

chow

cs420/520-CH2-5/14/99--Page 22




ISA and Compiler Design

Compiler Writer's goals:

- Generate correct code for valid program.
- Speed of compiled code.
- Fast compilation, debugging support, interoperability among different languages.

Recent compiler sassignment Project Exam Help





Procedure Inlining/Integration

- Avoid the overhead of procedure call/return by replacing the procedure call with the procedure body (with proper variable substitution).
- Trade-off between the size of the procedure body and the frequencies of the procedure call. The code size of expanded program vs. call/return overhead.
- Some modern programming languages such as C++ have explicit inline language construct.

chow

cs420/520-CH2-5/14/99--Page 24-



Common Subexpression Elimination

```
int A[128], B[128];
3
              int i, j, k;
              B[i+j*k] = A[i+j*k];
              $14, 8($sp)
                             # load j
     lw
              $15, 4($sp)
                                # load k
     lw
              Stanfient Project Exam Help
     mul
              $25, 12($sp) # load i
     lw
              $8, $25, $24
$9, $8, 4tps://p# $8 = i+j*k
$9, $8, 4tps://p# $8 = i+j*k
bytes,
     addu
     mul
              $10, $sp, 1040
     addu
              $11, $9\$10 We addthe base address of the stack
     addu
              $12, -512(\$11) # -512 = the offset from base address to A[0]
     lw
              12, -1024(11) # -1024 = the offset from base address to B[0]
     SW
```

- Note that the common subexpression, i+j*k, is only calculated once.
- This is MIPS code compiled on DEC3100 using cc -S -O1 commsubexp.c



Constant Propagation

```
int i, j, k, l;
               i = 3:
               $14, 3
               $14, 12($sp)
       SW
  5
               Assignment Project Exam Helpant 7
               $15, 8($sp)
       SW
               k = i; https://powcoder.com
#
               $24, 3
               $24, 4($sp) We Chat Bowcoaleted to k
       SW
               $25, 3
               $25, 0($sp)
       SW
```

 Note that the constant propagation will be stopped when the value of the variable is replaced by the result of a non-constant expression.

cs420/520-CH2-5/14/99--Page 26



Code Motion

```
codemotion:
codemotion(k, j)
                                 I#PROLOGUE# 0
int k;
                                          link
                                                   a6,#-524
                                                   #192,sp@
                                          moveml
int j;
                                 |#PROLOGUE# 1
                                                   #1,d6
                                          moveq
    int i. base:
                                                   a6@(8),d0
                                          movl
    int A[128];

← k* j is moved out

                                                   a6@(12),d0 <
                                         • mulşl 📉
                  Assignment Projecte Examp Help
                                                                  of the loop
                                                   #2,d0
                                          asll
    for (i=1; i<10; i++) {
                                                   d0,a0
                                          movl
         base = k^*j;
                        https://powcoder.com
         A[base+i] = i;
                                                   a6@(-512,a0:I),a0
                                 L77003:
                                  eChampowooder+
                                                                  auto-increment
                                                                  addressing mode
                                          addal
                                                   #1,d6
                                          addql
                                                   #4,d7
M68020 code
                                                   #40,d1
                                          moveq
                                                   d1,d7
                                          cmpl
                                                   L77003
                                          jlt
                                 |#PROLOGUE# 2
                                                   a6@(-524),#192
                                          moveml
                                          unlk
                                                   a6
                                 |#PROLOGUE#3
                                          rts
```

chow

cs420/520-CH2-5/14/99--Page 27

Register Saving in Procedure Call/Return

```
fib:
                                            subu
                                                        $sp, 40
fib(n)
                                                        $31, 28($sp)
                                            SW
int n;
                                                        $4, 40($sp)
                                                                         Callee-Saving
                                            SW
{
                                                        $17, 24($sp)
                                            SW
      if (n<0) return -1;
                                                        $16, 20($sp) \
                                            SW
                                                        if (n<0) return -1;
      if (n==0) return 0;
                                                        $14, 40($sp)
                                            lw
      if (n==1) return 1;
                                            bge
                                                        $14, 0, $32
      return fib(n-1)+fib(n-2);
                                            li
                                                        $2, -1
                                                        $35
}
                                            b
                                      $32:
                                       # 7
                                                        if (n==0) return 0;
main() {
                                                        $15, 40($sp)
                                            lw
            fib(10);
                                                        $15, 0, $33
                                            bne
              Assignment
                                                         $2160
                                      $33:
                       https://p&&coder.
                                                        (ነf (ነነርተ) return 1;
                                                         $24, 40($sp)
                                                        $24, 1, $34
                                            bne
  sp<sub>old</sub>
                       Add WeChat pov
                $4
parameter n
                       sp_{new}+36
                                      $34:
                       sp<sub>new</sub>+32
                                       # 9
                                                        return fib(n-1)+fib(n-2);
 return addr
                $31
                                                        $4, 40($sp)
                       sp<sub>new</sub>+28
                                            lw
                                                        $4, $4, -1
                                            addu
                       sp<sub>new</sub>+24
                $17
 temporary
                                            jal
                                                        fib
 variables
                $16
                       sp<sub>new</sub>+20
                                                        $16, $2
                                            move
                       sp<sub>new</sub>+16
                                                        $4, 40($sp)
                                            lw
                       sp<sub>new</sub>+12
                                            addu
                                                        $4, $4, -2
                        sp<sub>new</sub>+8
                                            jal
                                                        fib
                                                        $17, $2
                                            move
                       sp<sub>new</sub>+4
                                                        $2, $16, $17
                                            addu
                       sp<sub>new</sub>+0
                                      $35:
                       =SP<sub>old</sub>-40
                                                        $16, 20($sp)
                                            lw
                                                                         Restore
                                                        $17, 24($sp)
                                            lw
                                                                         register
jal: save PC+4 (next instruction
                                                        $31, 28($sp)
                                            lw
                                                                         values
    address) to $31, them jump
                                                                         before return
                                            addu
                                                        $sp, 40
    to the target address
                                                        $31
```

Performance effect of various levels of optimization

Optimizations performed	Percent faster
Procedure integration only	10%
Local optimizations only	5%
Local optimizations + register allocations	26%
Global and local optimizations ment Project Exam Help	14%
Local and global optimizations + register allocation	63%
Local and global optimizations, + procedure integration + register allocation	81%

measurements from Chow[1983] for 12 small FORTRAN and PASCAL programs.

Add WeChat powcoder

chow



Impact of Compiler Technology on ISA

How are variables allocated and addressed? How many registers are needed to allocate variable appropriately?

The three areas in which high level languages allocate their data:

- The stack (not the "stack" in stack architecture for evaluating expression)—is an area of the memory that are used to allocate local variables.
 - —Objects on the stage premid Projectal at the pointer. (using displacement addressing mode)
 - —The stack is used for activation records.
 - —The stack is grown or procedure call, and shrunk on procedure return.
- The global data area—used to allocate statically declared objects.
- The heap—used to allocated **dynamic objects**, that do not adhere to a stack discipline. These objects will still exist after the procedure which creates them disappear.
 - —These dynamic objects are created using malloc or new procedures and released using free or delete procedure calls. These procedures implement memory management.
 - —Objects in the heap are accessed with **pointers** (in the form of memory addresses).



Reducing Memory References Using Registers

- Register Allocation is more effective for stack-allocated objects than for global variables.
- Aliased variables (there are multiple ways to reference such variables) can not be register-allocated. Is it possible to allocate variable a in a register?

```
p = &a;
a = 2; Assignment Project Exam Help
*p = 3; How to compile this statement?
i = a + 4:
```

- p typically contains a memory address, not a register address.
 *p=3; can be implemented as ADDI R1, R0, #3; LW R2, p; SW 0(R2), R1
- After register allocation, the Yernaining Internet Consists of the following five types:
 - 1. Unallocated reference—potential register-allocable references
 - 2. Global scalar
 - 3. Save/restore memory reference
 - 4. A required stack reference—due to aliasing, or caller-saved variables
 - 5. A computed reference—such as heap references, or reference to a stack variable via a pointer or array index.



How the Architecture Can Help Compiler Writers

- Regularity—make operations, data types, and addressing mode **orthogonal**. This helps simplify code generation. Try not to restrict a register with a certain class of operations.
- Provide primitives not solutions—e.g. the overloaded *CALLS* instructions in VAX. (It tries to do too much.)
 - 1. Align the stacking the Assignment count on the stack.

 1. Align the stack the stack that the argument count on the stack.

 - 3. Save the registers indicated by the procedure call mask on the stack.
 - 4. Push the return address of the stack, then push the top and base of the stack pointers for the activation record.
 - 5. Clear the condition of the Chat powcoder
 - 6. Push a word for status information and a zero word on the stack.
 - 7. Update the two stack pointers.
 - 8. Branch to the first instruction of the procedure.
- Simplify trade-offs (decision making) among alternative instruction sequences.



Hardware Description Language


Extend C language for explaining functions of the instructions.

- \leftarrow_n means transfer an n-bit quantity to the left-hand side object.
- Adopt the big endian notation. A subscript indicates the selection of bit(s). R3_{24, 31} represents the least significant byte of R3.
- A superscript represents replication of data. 0²⁴ represents 24 zero bits.
- Variable M uses significant presented have a light of the same of with byte address.
- ## is used to concatantepstw/ppiertscoder.com

Example: In DLX, mple: In DLX, Add WeChat powcoder LB R1, 40(R3) "load byte" means R1 \leftarrow_{32} (M[40+R3]₀)²⁴##M[40+R3] SB 41(R3), R2 "store byte" means M[41+R3] \leftarrow_8 R2_{24,31}

Exercise: Interpret the following description of instructions:

- 1. $R1 \leftarrow_{32} (M[40+R3]_0)^{16} \# M[40+R3] \# M[41+R3]$ 2. $R1 \leftarrow_{32} 0^{24} \# M[40+R3]$
- 3. $M[502+R2] \leftarrow_{16} R3_{16..31}$





DLX Architecture

32 32-bit GPRs, R0,R1,..., R31.

R0 always 0.

32 32-bit FPRs (Floating Point Registers), F0, F1,..., F31. Each of them can store a single precision floating point value.

The register pairs, (F0,F1), (F2, F3),..., (F30,F31), serve as double precision FPRs. They are Assignment FBroject Exam Help

They are instructions for moving or converting values between FPRs and GPRs.

https://powcoder.com

Data types include 8-bit bytes, 16-bit half word, 32-bit word for integer 32-bit single precision and 44 wite outlet precision flating point.

Only immediate and displacement address modes exist.

Byte addressing, Big Endian, with 32 bit address.

A load-store architecture.



DLX Instruction Format

I - type instruction

6 5 5 16

Opcode rs1 rd Immediate

Encodes: Loads and stores of bytes, words, half words All immediates (rd ← rs1 op immediate)

Aconditional branch instructions (rs1 is register, rd unusade left)

(rd = 0, rs = destination, immediate = 0)

R - type instruction ttps://powcoder.com



Register–register ALU operations: rd ← rs1 func rs2
Function encodes the data path operation: Add, Sub , . . .
Read/write special registers and moves

J - type instruction

6 26

Opcode Offset added to PC

Jump and jump and link
Trap and return from exception

/	
П	\rightarrow
Ų	الاست
`	心

Load and Store Instructions

Exar	nple instruction	Instruction name	Meaning
LW	R1,30(R2)	Load word	$Regs[R1] \leftarrow_{32} Mem[30+Regs[R2]]$
LW	R1,1000(R0)	Load word	$Regs[R1] \leftarrow_{32} Mem[1000+0]$
LB	R1,40(R3)	Load byte	$\begin{aligned} &\operatorname{Regs}[\text{R1}] \leftarrow_{32} \left(\operatorname{Mem}[40 + \operatorname{Regs}[\text{R3}]]_{0}\right)^{24} \ \# \# \\ &\operatorname{Mem}[40 + \operatorname{Regs}[\text{R3}]] \end{aligned}$
LBU	R1,40(R3)	Assignment F	resecti Lyan ## 04p40+Regs[R3]]
LH	R1,40(R3)	Load half word	Regs[R1] \leftarrow_{32} (Mem[40+Regs[R3]] ₀) ¹⁶ ## Wem[41+Regs[R3]]
LF	F0,50(R3)	Load float	$Regs[F0] \leftarrow_{32} Mem[50+Regs[R3]]$
LD	F0,50(R2)	Load Alcohid We	Theors 150 threod 121 ← 64 Mem[50+Regs[R2]]
SW	500(R4),R3	Store word	$\text{Mem}[500+\text{Regs}[R4]] \leftarrow_{32} \text{Regs}[R3]$
SF	40(R3),F0	Store float	Mem[40+Regs[R3]]←32 Regs[F0]
SD	40(R3),F0	Store double	$ \begin{split} & \texttt{Mem[40+Regs[R3]]} \leftarrow_{32} \texttt{Regs[F0];} \\ & \texttt{Mem[44+Regs[R3]]} \leftarrow_{32} \texttt{Regs[F1]} \end{split} $
SH	502(R2),R3	Store half	$\texttt{Mem[502+Regs[R2]]} \leftarrow_{16} \texttt{Regs[R31]}_{1631}$
SB	41(R3),R2	Store byte	$\texttt{Mem[41+Regs[R3]]} \leftarrow_{8} \texttt{Regs[R2]}_{2431}$
OW			cs420/520-CH2-5/14/99Page 37-



DLX ALU instructions

Exam	ple instruction	Instruction name	Meaning
ADD	R1,R2,R3	Add	Regs[R1]←Regs[R2]+Regs[R3]
ADDI	R1,R2,#3	Add immediate	Regs[R1]←Regs[R2]+3
LHI	R1, #42ASS	2 hment Proin	ect-Exam-Help
	R1, R2, #5	Shift left logical	Regs[R1]←Regs[R2]<<5
SLT	R1,R2,R3	nups://powe	oder.com if (Regs[R2] <regs[r3]) Regs[R1]←1 else Regs[R1]←0</regs[r3])

FIGURE 2.23 Examples of a character power of the control of the co



DLX Control Flow Instructions

Examp	ole instruction	Instruction name	Meaning
J W	name	Jump Jump	$PC\leftarrow name$; $((PC+4)-2^{25}) \le name < ((PC+4)+2^{25})$
JAL	name	Jump and link	R31 \leftarrow PC+4; PC \leftarrow name; ((PC+4)-2 ²⁵) \leq name $<$ ((PC+4)+2 ²⁵)
TATE	P2 A	ssignmentePr	oject Exam Helpgs [R2]
JALR	R3	Jump register	PC←Regs[R3]
	R4, name	Brhttps://pov	VCO(der, COm name;
BNEZ	R4, name	Branch not equal zero Add WeC	if (Regs[R4]!=0) PC←name; 1at POWCOGET All control instructions, except jumps to an address in a

FIGURE 2.24 Typical control-flow instructions in DLX. All control instructions, except jumps to an address in a register, are PC-relative. If the register operand is R0, BEQZ will always branch, but the compiler will usually prefer to use a jump with a longer offset over this "unconditional branch."

J and JAL use 26 bit signed offset added to the PC+4 (the instruction after J/JAL) The other use registers (32 bits) for destination addresses.



Homework #5

1. Byte ordering and memory alignment:

```
struct CircleRecord {
   unsigned char size;
   short X;
   int time;} cr;
```

a) How many bytes will be allocated for the following cr structure on PC?

Ans: 8 bytes. There will be a padding byte after size, since X field needs to align with an even address. The address of the available memory happens to be multiple of 4 when we allocation time field, a 4 byte integer.

b) How about on SUN SPARC?

Ans: same 8 bytes.

- c) Show the content of memory area allocated to cl, generated by a program compiled on SPARC with cr.size=8; cr.X=3; cr.time=256. Assume cr was allocated with the memory starting at address 2000. Use hexadecimal to represent the byte content and follow the same format in pages 11-13 of the handout ACC WeChat powcoder
- d) If the same data was read for cr by a program compiled on PC, what will be the decimal values of cr.size, cr.X, cr.time? Assume the padding characters for the structure are all zeros.



Homework#5

```
2. For the following DLX code,
    ADDI R1, R0, #1
                         ;; keep the value of i in register R1
          R2, 1500(R0)
                         ;; keep the value of C in R2
    LW
    ADDI R3, R0, #100
                         ;; keep the loop count, 200, in R3
L1: SGT
          R4, R1, R3
    BNEZ R4, L2
          R5, R1, #Assignments Project Exam Help
    SLLI
          R6, 5000(R5)
                         ;; calculate address of B[i]
    LW
    ADD
         R6, R6, R2
                         https://powcoder.com
    SW
          0(R5), R6
    ADDI R1, R1, #1
                        Ädd WeChat powcoder
          L1
L2:
   SW
          2000(R0), R1
                         ;; save final value of i to memory
```

- a) What is the total number of memory references (including data references and instruction references)
- b) How many instructions are dynamically executed (including those outside of the loop)?

chow



Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

chow



Solution to hw#5

- 1. Byte ordering and memory alignment:
- a) How many bytes will be allocated for the following cr structure on DEC3100?

```
struct CircleRecord {
```

unsigned char size;

short X:

short Y;} cr;

Ans: 6 bytes with one byte padding between the size field and the X field.

b) How about on SUN APARCEN ment Project Exam Help


Ans: 6 bytes.

c) How about on PC?

Ans: 5 bytes. https://powcoder.com
d) Show the sequence of bytes (according to the byte ordering of DEC3100) w.r.t. cr generated by a program compiled on DEC3100 with cr.size=8; cr.X=3, cr.Y=256. (See page 11 format)

Ans:





chow

e) If the same data was read for cr by a program compiled on PC, what will be the values of cr.size, cr.X, cr.Y? Assume the padding characters for the structure are all zeros

Ans: Note that only five bytes will be read in as indicated in the figure above. cr.size =8; 2001 and 2002 will be interpreted as cr.X=3*256=768.

2003 and 2004 will be interpreted as cr.Y=0.

2. For the following DLX code,

```
ADDI R1, R0, #14 SSig theen the trape of jetter and Help
                        ;; keep the value of C in R2
    LW
          R2, 1500(R0)
    ADDI R3, R0, #100
                       ;; keep the loop count, 100, in R3
                        https://powcoder.com
L1: SGT
        R4, R1, R3
    BNEZ R4, L2
    SLLI R5, R1, #2
                        Addio We Chat powcoder
          R6, 5000(R5)
                        ;; calculate address of B[i]
    LW
    ADD
         R6, R6, R2
                        ;; B[i]+C
          0(R5), R6 ;; A[i]=B[i]+C
    SW
    ADDI R1, R1, #1
                        ;; i++
          L1
```

L2: SW 2000(R0), R1 ;; save final value of i to memory

a) What is the total number of memory references?

Ans: The loop between SGT and J instructions contains 8 instructions.

chow



The loop will be executed 100 times. Therefore 800 instructions will be executed in this loop.

There are 3 instructions before L2. SGT, BNEZ, and SW will be executed as the last three instructions. Totally, there are 800+3+3=806 instruction references.

There are 2*100 data references inside the loop. There are 2 data reference outside the loop. Totally, there are 202 data references.

Therefore, the total number of memory references is 1008. Since the data and instructions are all 32 bits. There are 32*108 hits references is 1008. Since the data and instructions are

b) How many instructions are dynamically executed?


Ans: There are 806 instructions to the company of t

Add WeChat powcoder



Solution to Homework #5

1. a) 6 bytes. b) 6 bytes.c).




- d) cr.size = 8, cr.X=76 http://powcoder.com
 Note that if the larger field in the struct declaration is a 8byte double precision field, the struct will be allocated with size of multiple 8, which dictates how many padding bytes for the struct.
- 2. See the figures in the next page. Three registers are required.
- 3. a) The number of memory reference is instruction reference + operand reference = 4+9*100+3+2+2*200+1 = 1110.
 - b) The instructions dynamically executed is 4+9*100+3 = 907.





Step 2: Interference Graph

Step 4: register-allocated code



X_L:
The last appearance of variable X

Add vechat powcoder

The live ranges of C and C

The live ranges of C and D are not overlapped. They can share the same register.

