Assignment Project Exam Help

Von Neumann and MIPS Add Wechat powcoder

References:

- 1) MIPS_Vol2.pdf
- 2) Intro to MIPS Assembly Language Programming






Von Neumann Architecture

CPU Assignment Project Exam Help https://powcoder.com Address Data Add WeChat powcoder Memory





Harvard Architecture







Advantages/Disadvantages


Advantages

- Harvard can have different memory sizes
- Harvard can access both memories at the same time Assignment Project Exam Help
- Harvard can have different types of memory https://powcoder.com
 - ⋆ Flash for program
 - * SRAM Add WeChat powcoder
- Instructions can be read-only
- Disadvantages
 - Can run out of one but not the other
 - Requires two memories
 - No self modifying programs?





Modified Harvard Architecture






Notations

- Sets of Bits
 - ◆ A[3:0] denotes a set of 4 bits: A₃, A₂, A₁, A₀
 - The content of an n-bit register R is referred to as R[n-1:0]
 - \star R_{n-1} is the most significant bit (MSB), or leftmost bit
 - ★ R₀ is the least significant bit (LSB), or rightmost bit
 - * Given R[31:0] Assignmento Project, Exam, Help
- Bit Assignment
 - \bullet R2[5:0] \Leftarrow R1[13:8]
 - https://powcoder.com

 ★ Means that bits 5 to 0 of register R2 get assigned the values of bits 13 to 8 of register R1.
- Contents
 - * (Reg1) means "content Addg WeChat powcoder
 - ★ Mem[loc] means "content of memory location loc" (i.e., loc is the address)
 - ★ [Reg1] means the "contents of memory at address in Reg1"

Reyz	12
Regz	13
Reyl	11
Reyo	3








6

Registers





MIPS Registers

Table 1: Register Conventions

CPU Register	Symbolic Register	Usage
r0	zero	Always 0 (note 1)
r1	at Ass	igmment Project Exam Help
r2 - r3	v0-v1	Function Return Values
r4 - r7	a0-a3	Flittins A/ Prowcoder.com
r8 - r15	t0-t7	Temporary – Caller does not need to preserve contents
r16 - r23	s0-s7	Saved Termorary 1 Caller must preserve contents
r24 - r25	t8 - t9	Temporary – Caller does not need to preserve contents
r26 - r27	k0 - k1	Kernel temporary – Used for interrupt and exception handling
r28	gp	Global Pointer – Used for fast-access common data
r29	sp	Stack Pointer – Software stack
r30	s8 or fp	Saved Temporary – Caller must preserve contents OR Frame Pointer – Pointer to procedure frame on stack
r31	ra	Return Address (note 1)





Register File (2)

- Temporary can be used \$t0...\$t9
 - Procedures can modify these
- Saved can be used \$s0..\$s7, but are caller save
 - Processignment Project Exam Helpe
- \$zero (or \$https:#powcoder.com
- \$a0..a3 Are passed to functions as parameters
- \$v0..v1 Are returned from functions





MIPS Memory

- 32-bit "flat" memory model
 - ◆ Address 0x00000000 to 0xFFFFFFF
 - How much memory is that?
 - ♦ Whatasigaments Broject Exam Help
 - ◆ What if I want.more?
 powcoder.com

Add WeChat powcoder





Memory "Segments"

WARDON WAR ALLOW A

Oxffff ffff

0xffff 0000

0x7fff fe00

MMIO

Kernel Data

Three segments for now

0x9000 0000

Reserved:

★ 0x0000 0000 to 0x0040 0000

* 0x0040_19ftpst9/potweoder.com

* Machine code for your instruction and WeChat powcoder

Static Data

★ 0x1001_0000 to 0x1004_0000

★ Data that is allocated before your program runs

What is a segmentation fault?

Stack (Dynamic Allocation) Uses the \$sp register

> ▼ Grows ▼ Down

> > Grows Up

Heap (Dynamic Allocation)

> Static Data (Fixed Size)

Program Text (Fixed Size)

Reserved


0x0000 0000

0x0040 0000

0x1004 0000

0x1001 0000

MIPS Data Path (much more later!)







MIPS Example

Not Divisible By Four Program

Sequence of 5 Instructions

Assignment Project Exam Help





13

Memory Unit

- Instructions stored in memory.
- The first instruction is always at 0x0040 0000
- Each instruction is 32 bits long (4 Bytes, 1 byte = 8 bits)
- 5 instructions = 5 * 4 bytes = 20 bytes (size of the program). Assignment Project Exam Help
- Instructions stored sequentially in memory with the address of the next instruction being +4 of the previous instruction Add WeChat powcoder

<u> </u> Те	Text Segment					
Bkpt	Address	Code	Basic		Source	
	0x00400000	0x20090224	addi \$9,\$0,0x00000224	1: addi \$t1, \$0, 548	# Load input into register \$tl	
	0x00400004	0x312a0001	andi \$10,\$9,0x00000001	2: andi \$t2, \$t1, 1	# Mask first bit of register \$tl and store in \$t2	
	0x00400008	0x312b0002	andi \$11,\$9,0x00000002	3: andi \$t3, \$t1, 2	# Mask second bit of register \$tl and store in \$t3	
	0x0040000c	0x000b6042	srl \$12,\$11,0x00000001	4: srl \$t4, \$t3, 1	# Shift right 1 \$t3 and store in \$t4	
	0x00400010	0v014c1025	or \$2 \$10 \$12	5. or \$v0 \$t2 \$t4	# Or first hit and second hit of \$t]	





- addi \$t1, \$0, 548 0x20090224
 0010 0000 0000 1001 0000 0010 0010 0100
- addi is an latype instruction; (immediate type)
 - op rt, rs, imm: https://powcoder.com
 - ★ rt destination, rs source 1, imm immediate

		M/AL hat	nowcoder
	Auu		powcoder
op - 6 bits			imm - 16 bits

op - 6 bits rs - 5 k	oits rt - 5 bits	imm - 16 bits
----------------------	------------------	---------------





- addi \$t1, \$0, 548 0x20090224
 0010 0000 0000 1001 0000 0010 0010 0100
- addi is an latype instruction; (immediate type)
 - op rt, rs, imm: https://powcoder.com
 - ★ rt destination, rs source 1, imm immediate

		M/AL DOI	- nouveodor
			powcoaer
op - 6 bits	rs - 5 bits	rt - 5 bits	imm - 16 bits
'			

001000	rs - 5 bits	rt - 5 bits	imm - 16 bits
--------	-------------	-------------	---------------





16

- addi \$t1, \$0, 548 0x20090224
 0010 0000 0000 1001 0000 0010 0010 0100
- addi is an la Type instruction; (immediate type)
 - op rt, rs, imm: https://powcoder.com
 - ★ rt destination, rs source 1, imm immediate

op - 6 bits			powcoder imm - 16 bits	
op - o bits	rs - 5 bits	าเ - อ มเเร	IIIIII - 10 DIIS	

001000	00000	rt - 5 bits	imm - 16 bits
--------	-------	-------------	---------------





CSE 12 Fall 2020

- addi \$t1, \$0, 548 0x20090224
 0010 0000 0000 1001 0000 0010 0010 0100
- addi is an la Type instruction; (immediate type)
 - op rt, rs, imm: https://powcoder.com
 - ★ rt destination, rs source 1, imm immediate

		M/AL hot	nouveodor
0	p - 6 bits		imm - 16 bits

001000	00000	01001	imm - 16 bits
--------	-------	-------	---------------





18

- addi \$t1, \$0, 548 0x20090224
 0010 0000 0000 1001 0000 0010 0010 0100
- addi is an la Type instruction; (immediate type)
 - op rt, rs, imm: https://powcoder.com
 - ★ rt destination, rs source 1, imm immediate

op - 6 bits		imm - 16 bits	

001000	00000	01001	0000 0010 0010 0100
--------	-------	-------	---------------------





rs and rt are Register Addresses

addi \$t1, \$0, 548 - 0x20090224

- addi is an I-Type instruction
 - ♦ op rt, rs, imm:
 Assignment Project Exam Help
 - * source, detaps://powcoder.com
- rs = \$0 registed WeChat powcoder
- rt = \$t1 register 9

op - 6 bits	rs - 5 bits	rt - 5 bits	imm - 16 bits

001000	00000 0	<mark>1</mark> 001	0000 0010 0010 0100
--------	---------	--------------------	---------------------

CPU	Symbolic		
Register	Register		
r0	zero		
r1	at		
r2 - r3	v0-v1		
r4 - r7	a0-a3		
r8 - r15	t0-t7		
r16 - r23	s0-s7		
r24 - r25	t8 - t9		
r26 - r27	k0 - k1		
r28	gp		
r29	sp		
r30	s8 or fp		
r31	ra		

20





Assignment Project Exam Help Introduction to VIPS https://powcoder.com/Assem/Add/WeChat powcoder

References:

- 1) MIPS_Vol2.pdf
- 2) Intro to MIPS Assembly Language Programming





MIPS Overview

- Different Type of Instructions (so far we know R-type and I-Type, will learn J-type soon)
- Natively 2's complement for representing binary Assignment (Projecte Exapti Helpavailable)
- Different addressing modes (will learn soon):
 https://powcoder.comImmediate (non-memory addressing mode)

 - Register Add Wrechatr powerdesing mode)
 - Direct, Indirect & Base+Offset (memory) addressing modes)





MIPS Instruction Review

I-type instructions:

- addi \$t1, \$0, 548
- op rs, rt, imm:
 - rt destirAssignmentoProjec,tiExamirHelpliate

```
op - 6 bits rs - 5 bits htt-psits/powcooder.com
```

R-type instructions. MeChat powcoder

- or \$v0, \$t2, \$t4
- op rs, rt, rd, shift amount, funct:
 - ★ rd destination, rs source 1, rt source 2

op - 6 bits	rs - 5 bits	rt - 5 bits	rd - 5 bits	shamt - 5 bits	funct - 6 bits





MIPS Overview - Commands

MIPS instructions can be broken down into 3 categories:

- Data Movement
 - MoveAdsitgntmeenteProjectnExamaiHelpgisters
 - * For example: Iw is load word, sw is store word https://powcoder.com
- Operate
 - ◆ Manipulate data directly
 - ★ For example: add is addition, xor is logical
- Control
 - Change the sequence of instruction execution
 - ★ For example: b is branch, jal is jump and link, ret is return

MIPS Overview - Commands

MIPS instructions can be broken down into 3 categories:

- Data Movement
 - ◆ MoveAdsitgntmeenteProjectnExagnarHelpgisters
 - ★ For example: |w is load word, sw is store word https://powcoder.com
- Operate
 - Manipulate data directly
 - ★ For example: add is addition, xor is logical
- Control
 - Change the sequence of instruction execution
 - ★ For example: b is branch, jal is jump and link, ret is return

Operate: R-Type Logical Instructions

- AND, OR, NOR, XOR
 - Uses bit-wise logical operation
 - Example:
 - * AMSSignment Project Exam Help
 - *\$t1 = \$t2 & \$t3 https://powcoder.com For all 32 bits...
 - - Aidd We Charupew coderbit 0 of \$13 and put in bit 0 of \$t1





26

Operate: Arithmetic Instructions

- Arithmetic Signed
 - Uses 2's complement integers
 - Example:
 - * A Assignment Project Exam Help
 - * \$t1 = \$t2 + \$t3 https://powcoder.com

Add WeChat powcoder





Operate: Shift Logical

- Shift left or right logical
 - Number of bits to shift is shamt value
- Example:
 - ◆ SLL \$\frac{\$\text{\$\frac{1}{2}}}{\text{\$\frac{1}{2}}} \text{ment Project Exam Help}

 * \$\text{\$\text{\$\text{\$\frac{1}{2}}}} \text{\$\frac{1}{2}} \text{\$\frac{1}{2}}
 - ◆ SRL \$t1, \$ttp2://powcoder.com
- * \$t1 = \$t2 >> 2 Add WeChat powcoder Lower bits dropped in SRL
 - ◆ Equivalent to integer divide by 2 for each bit shifted
- Zeros inserted in SLL or SRL
 - Equivalent to integer multiply by 2 for each bit shifted





Operate: Shift Logical Variable

- Shift left or right logical
 - Similar behavior to Shift Logical
 - Except number of bits to shift is in register
- Examplessignment Project Exam Help
 - ◆ SLLV \$t1ht\$t3:/\$p3wcoder.com

$$\star$$
 \$t1 = \$t2 << \$t3

◆ SRLV \$t1,\$t2,\$t3 hat powcoder

$$\star$$
 \$t1 = \$t2 >> \$t3





Operate: Shift Arithmetic (and Variable)

- Similar to Logical and Logical Variable Shifts
 - Except right shifts extend the sign bit
- Examples:
 - ◆ SRAAssignment Project Exam Help
 - * \$t1 = signps://pow&bder.com
 - ◆ SRAV \$t1, \$t2, \$t3
 - *\$t1 = sign extend(\$t2powsoder





Set Operations

- Set on less than
 - Two registers (SLT and SLTU)
 - Register and Immediate (SLTI and SLTIU)
 - ◆ Unsignstignment Project Esam Help LTU/SLTIU)
- Destination register is oder do decimal
- Example:
 - Add WeChat powcoder

 SLT \$t1, \$t2, \$t3

 - ◆ Sets \$t¹ to 1 if \$t2<\$t3</p>
 - Otherwise, \$t1 is 0



