# Digital Logic: Boolean Assignment Project Exam Help Algebra and Gates https://powcoder.com/contd Add WeChat powcoder





### HW: Please go through Participation activities on Zybooks before doing Challenge activities!


https://powcoder.com

Add WeChat powcoder






### XOR gate as a "programmable "inverter (NOT gate)



#### https://powcoder.com

Thus, we can "program" Z to either be inverse of B, or simply be equal to B, depending on the Add We Chat powcoder



#### **Sum of Products (SOP)**

- How do you get from a truth table to a logic expression?
- Sum of products is standard way of synthessignment Project Exam Help
- Procedurenttps://powcoder.com

  - 1. Find the rows with the '1' output

    2. Write the product for the inputs in that row (0=inverted, 1=normal)
  - 3. Combine the products in step 2 into a sum (OR the results of step 2)

#### **Sum of Products**

XOR Gate

		output
A	В	Y 2. Write the product-form
0	0 A	expression for the inputs ssignment Project Exam Help (0=inverted,
0	1	https://powcoder.com 3. Combine the products in
1	0	Add WeChat nowetene2 into a sum (OR
1	1	the results of step 2)

1. Find the rows with the '1'





#### **Product of Sums**

- Procedure:
  - 1. Find the rows with the '0' output
  - 2. Write the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in that was the sum-form expression for the inputs in the sum-form expression for the inputs in the sum-form expression for the sum-form expression for the sum-form expression for the sum of the sum of
  - 3. Combine the sums in step 2 into a product (AND that ps: 4 Powesder. 20m
- Note: we tagat weomatl proverage than for SoP





#### **Product of Sums**

#### XOR Gate

A	В	Y
0	0 A	ssignment Project Exam Help
0	1	<sup>1</sup> https://powcoder.com
1	0	<sup>1</sup> Add WeChat powcoder
1	1	0






#### **Examples of SoP and PoS**

<b>-</b>	Ω	Pi (	Sop		F	ind		Pos
( '-					A	В	C	7
A	В	C	D	_	0	0	0	1
0	0	0	0		0.	0	1	1
0	0	1	0	Assignment Project Exam	Heli	<b>p</b> 1	0	1
0	1	0	1	https://powcoder.com	0	1	1	1
0	1	1	0			0	0	1
1	0	0	0	Add WeChat powcod	<u>er -</u> 1	0	1	1
1	0	1	1		1	1	0	
1	1	0	0		1	1	1	
NOSTT.	v, de	1	0		1	1	1	

#### **Logical Completeness**

Can implement ANY truth table AND, OR, and NOT!



#### De Morgan's Laws

#### Two laws:

- A' + B' = (AB)'
- ◆ A' B' = (A+B)'
   Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder





#### De Morgan's Laws

#### De Morgan's Laws

#### **Even Simpler Logical Completeness**

- Can implement <u>ANY</u> truth table NAND only!
  - Make NOT out of NAND?

Assignment Project Exam Help

◆ Make Ohttpst/powcoder.com


Add WeChat powcoder

Make AND out of NAND?






#### **Two-Way Multiplexer**








#### **Two-Way Multiplexer**



#### Four-Way Multiplexer

- n-bit selector and  $2^n$  inputs, one output
  - output equals one of the inputs, depending on selector
- "Four-to-Assignment Project Exam Help


https://powcoder.com








#### Multiple Bit Multiplexers (and Buses)







#### **Two-to-Four Decoder**



#### Time for some...

We currently use decimal system in daily life (deci=10 Assignment Project Exam Help)

■ We know.. https://powcoder.com

■ What is 1+9=??





#### **Binary Addition and Half-Adder**

- 0 + 0 = 0 0 + 1 = 1
- **1** + 0 = 1




- 1 + 1 = Assignment Project Exam HelpxoR
- A half-adder can add 2 bits and produces a sum and carry signal
  - ◆ Sum = A xArd WeChat powcoder
  - ◆ Carry = AB






#### One-Bit Full Adder



#### Four-Bit Full Adder

Ripple-carry adder



#### Masking

- Want to look only at certain bits of a binary word
- Use a mask to remove the uninteresting bits
- Example: Assignment Project Exam Help
  - ◆ Two valhttps://powdodeandm1001001
  - ◆ If we want to see bit 3 from right, we AND it with 00000100 to get
    - ★ 00000100 and 00000000, respectively.





#### **Building functions from logic gates**

- Combinational Logic Circuit
  - Output depends only on the current inputs
  - Stateless (memoryless)
- Sequential Logic Circuit Exam Help
  - Output detpsn/dpowcodesegmence of inputs (past and present)
     Add WeChat powcoder
     Stores information (state) from past inputs





## Sequential Circuits and https://powcoder.com/Memory\_Add WeChat powcoder





#### Combinational vs. Sequential

- Combinational circuit
  - Always gives the same output for a given set of inputs
- Exampsighment Project Examattelpsum and carry, regardless of previous inputs https://powcoder.com

  Sequential circuit
- - \* Remembedd Westbat powgoder
  - Output depends on state and input





#### **Sequential Circuits**

- **Store** information
- Output depends on stored information (state) plus input
  - ◆ So a Asis regniment Priorect Exame Heifferent outputs, depending on the stored information https://powcoder.com
    Example: ticket counter
- - ◆ AdvancesAddeWeChappowtooderutton
  - Output depends on previous state






32

#### **State Machine**

#### The basic type of sequential circuit


- Combines combinational logic with storage
- "Remembers" state, and changes output (and Assignment Project Exam Help state) based on inputs and current state





33

#### **Example of State Machine: Traffic Light**








35


#### **State Machine: Overview**








36







37




Start off in default state Red






CSE 12 Fall 2020 38



 After a specified time Xs switch to next state




39



 After a specified time Ys switch to next state



40



 After a specified time Zs switch to next state which is Red.





#### D Flip-Flops

#### Memory device

 Can be positive triggered or negative triggered (by a clock usually abbreviated by clk)
Assignment Project Exam Help
Different types e.g. RS, JK

https://powcoder.com Inputs/Outputs:


◆ D: input signAldd WeChat powcoder

clk: Clock signal

en: if 0 Q holds its value, if 1, Q becomes D at clk edge.

rst: if 1 then Q becomes 0

Q: output signal








42

- Q becomes D at positive clk edge (0 -> 1).
  - Stores value until next positive clk edge.
- clk oscillates between 0 and 1
  - frequency = 1/period










- Q becomes D at positive clk edge (0 -> 1).
  - Stores value until next positive clk edge.
- clk oscillates between 0 and 1
  - frequency = 1/period











- Q becomes D at positive clk edge.
  - Stores value until next positive clk edge.
- clk oscillates between 0 and 1
  - frequency = 1/period








- Q becomes D at positive clk edge.
  - Stores value until next positive clk edge.
- clk oscillates between 0 and 1
  - frequency = 1/period








- Q becomes D at positive clk edge.
  - Stores value until next positive clk edge.
- clk oscillates between 0 and 1
  - frequency = 1/period







- Q becomes D at positive clk edge.
  - Stores value until next positive clk edge.
- clk oscillates between 0 and 1
  - frequency = 1/period






## **Setup and Hold Time**

- Setup time: Time before clock edge where signal has to be stable
- Hold time: Time after clock edge where signal has to be signment Project Exam Help






- Output is equal to Input when clk is high.
- Stores last value when clk is low.





- Output is equal to Input when clk is high.
- Stores last value when clk is low.









51

- Output is equal to Input when clk is high.
- Stores last value when clk is low.






- Output is equal to Input when clk is high.
- Stores last value when clk is low.






- Output is equal to Input when clk is high.
- Stores last value when clk is low.






- Output is equal to Input when clk is high.
- Stores last value when clk is low.






- One latch(master) is connected to clk' and the other(slave) to clk (positive triggered).
- When clk transitions to high, slave captures last value Assignment/Project ExamsHelpd since it's clk is low.








- One latch(master) is connected to clk' and the other(slave) to clk (positive triggered).
- When clk transitions to high, slave captures last value Assignment/Project ExamsHelpd since it's clk is low





57


- One latch(master) is connected to clk' and the other(slave) to clk (positive triggered).
- When clk transitions to high, slave captures last value of spignstremty Projects Exams Help d since it's clk is low





58


- When clk transitions to high, slave captures last value of master which is now stored since it's clk is low.
- When Alsignmeitio Project Examaltelp is open again but slave is closed, retaining value https://powcoder.com





59

- One latch(master) is connected to clk' and the other(slave) to clk (positive triggered).
- When clk transitions to high, slave captures last value of spignstremty Projects Exams Help d since it's clk is low





60

# Reset-Set (RS) Latch - or SR

Two inputs: Set and Reset

 Set to 0 one of the two inputs at a time to store a value, S sets, R clears

■ The transmission Project Exam Helmdefined


output

ht	tps://powcoder.com SR latch operation								
A	ddrWeChaцфюwcoder								
	0	0	Restricted combination						
	0	1	Q = 1						
	1	0	Q = 0						
	1	1	Keep state						






### **R-S Latch**







#### **R-S Latch Nor Gates**







# Four SR Latch States: S' 0, R' 0



https://powcoder.com

Add WeChat powcoder





# Four SR Latch States: S' 0, R' 1



https://powcoder.com

Add WeChat powcoder





# Four SR Latch States: S' 1, R' 0



https://powcoder.com

Add WeChat powcoder







https://powcoder.com

$$Q = 1$$
,  $Q' = 0$  Add WeChat powcoder







https://powcoder.com

$$Q = 1$$
,  $Q' = 0$  Add WeChat powcoder







https://powcoder.com








https://powcoder.com








#### Add WeChat powcoder

E/clk D	R'S'	Q	Q'	Comment
0 0	1 1	Q	Q'	Keep state








#### Add WeChat powcoder

	E/clk	D	R'	S'	Q	Q'	Comment
,	0	0	1	1	Q	Q'	Keep state
	0	1	1	1	Q	Q'	Keep state






72



#### Add WeChat powcoder

E/clk	D	R'	S'	Q	Q'	Comment
0	0	1	1	Q	Q'	Keep state
0	1	1	1	Q	Q'	Keep state
1	0	0	1	0	1	D = Q
					'	






#### Add WeChat powcoder

E/clk	D	R'	S'	Q	Q'	Comment
0	0	1	1	Q	Q'	Keep state
0	1	1	1	Q	Q'	Keep state
1	0	0	1	0	1	D = Q
1	1	1	0	1	0	D = Q




# Register

- A register stores a multi-bit value
- Common WE which latches the n-bit value






## Other types of memory...




## **Memory**

Now that we know how to store bits, we can build a memory – a logical  $k \times m$  array of stored bits.





# 2<sup>2</sup> x 3 Memory




# Let's Build a Computer








# **Example of State Machine: Traffic Light**








### **State Machine: Overview**















82



Start off in default state Red








 After a specified time Xs switch to next state




84



 After a specified time Ys switch to next state



85




 After a specified time Zs switch to next state which is Red.



86

# **Basic Computer**



**Memory:** Could be Flip Flops, SRAM/DRAM, Flash etc

**Execute:** Combinational Logic (Adder, Shifter, Rotation etc)

**Control:** Finite State Machine (combination of sequential and combinational logic

circuits)





