


CSU22022, 6th HDL Lecture, Dr. M. Manzke, Page: 1

#### 2 to 4 Line Decoder (Page 1) Structural -- 2-to-4 Line Decoder: Structural VHDL Description library jeee, lcdf\_vhdl; entity decoder\_2\_to\_4 is port(E, A0, A1: in std logic: der, com end decoder\_2\_to\_4; Add WeChat powcoder architecture structural\_1 of decoder\_2\_to\_4 is component NOT1 port(in1: in std\_logic; out1: out std logic); end component; CS2022, 6th HDL Lecture, Dr. M. Manzke, Page: 2

# 2 to 4 Line Decoder (Page 3) Structural

```
component NAND3
  port(in1, in2, in3: in std_logic;
out1: out std_logic);
erAssignment Project Exam Help
signal not A0, not A1; std logic;
hagin https://powcoder.com
 g0: NOT1 port map (in1 => A0, out1 => not_A0);
 g1: NOAldet We (in heat Adout to a det A1);
 g2: NAND3 port map (in1 => not_A0, in2 => not_A1,
                        in3 => E, out1 => D0);
 g3: NAND3 port map (in1 => A0, in2 => not A1,
                        in3 => E, out1 => D1);
 g4: NAND3 port map (in1 => not A0, in2 => A1,
                        in3 => E, out1 => D2);
 g5: NAND3 port map (in1 => A0, in2 => A1,
                        in3 => E, out1 => D3);
end structural_1;
```




## 4 to 1 Line Multiplexer (Page 1)

```
-- 4-to-1 Line Multiplexer: Structural VHDL Description
library ieee, lcdf vhdl;
use ieee.std_logic_1164.all, lcdf_vhdl.func_prims.all; enAvsidence entroProject Exam Help port(S: in std_logic_vector(0 to 1);
       D: in std logio vector(0 to 3):
Y: https://powcoder.com
end multiplexer_4_to_1_st;
Add WeChat powcoder architecture structural_2 of multiplexer_4_to_1_st is
component NOT1
  port(in1: in std_logic;
        out1: out std_logic);
end component;
component AND3
  port(in1, in2, in3: in std_logic;
       out1: out std_logic);
end component;
```

### 4 to 1 Line Multiplexer (Page 2)

```
component OR4
      port(in1, in2, in3, in4: in std_logic;
Assignment Project Exam Help
end component;
signal not the signal
signal N: std_logic_vector(0 to 3);
begin Add WeChat powcoder g0: NOT1 port map (S(0), not_S(0));
        g1: NOT1 port map (S(1), not_S(1));
         g2: AND3 port map (not_S(1), not_S(0), D(0), N(0));
         g3: AND3 port map (not_S(1), S(0), D(1), N(1));
         g4: AND3 port map (S(1), not_S(0), D(2), N(2));
         g5: AND3 port map (S(1), S(0), D(3), N(3));
         g6: OR4 port map (N(0), N(1), N(2), N(3), Y);
end structural 2;
```




CSU22022, 6th HDL Lecture, Dr. M. Manzke, Page: 7

### 2 to 4 Line Decoder(Page 1)

Dataflow

```
-- 2-to-4 Line Decoder: Dataflow VHDL Description
library ieee, lcdf vhdl;
use ieee.std_logic_1164.all, lcdf_vhdl.func_prims.all;
erAts degree ent Project Exam Help port(E, A0, A1: in std_logic;
D0, D1, D2, D3: out std_logic);
end decoder D25 to powcoder.com
architecture dataflow Cyf decoder veto der
signal not A0, not A1: std logic;
begin
  not A0 \leq not A0;
  not A1 \leq not A1:
  D0 \le not (not A0 and not A1 and E);
  D1 <= not ( A0 and not_A1 and E);
  D2 <= not ( not_A0 and A1 and E);
  D3 \leq not (A0 \text{ and } A1 \text{ and } E);
end dataflow 1;
```



## 4 to 1 Line Multiplexer (Page 1)

Conditional Dataflow (When-Else)

```
library ieee;
use ieee.std_logic_1164.all;
erAts signment tProject Exam Help port (S: in std_logic_vector(1 downto 0);
        https://pow.coder.com
end multiplexer_4_to_1_we;
Add WeChat powcoder architecture function_table of multiplexer_4_to_1_we is
begin
     Y \le D(0) when S = "00" else
          D(1) when S = "01" else
           D(2) when S = "10" else
           D(3) when S = "11" else
end function table;
```

# 4 to 1 Line Multiplexer (Page 1) Conditional Dataflow (With-Select)

library ieee; use ieee.std\_logic\_1164.all; entity multiplexer 4 tp-1 we ist Exam Help D: in std\_logic\_vector(3 downto 0); https://powcoder.com end multiplexer\_4\_to\_1\_ws; architecture the table wspowifiped er 4\_to\_1\_ws is begin with S select  $Y \le D(0)$  when "00", D(1) when "01", D(2) when "10", D(3) when "11", 'X' when others; end function table ws;