Constructing VHDL Models with CSA

- List all components (e.g., gate) inclusive propagation delays.
- Identify input/output signals as input/output ports.
- ► All remain Assignata and Paterior Assignation Help
- Identify type of each internal, input and output signal as e.g. std_logic, std_lobttps://powcoder.com
- Use the information to complete the template on the following slide.
- ► If there are N signals and output ports, there will be N CSA statements in the VHDL model.
- ► CSA statements maintain a close correspondence with the hardware being modelled.
- CSA is only one out of many alternative VHDL constructs.

CSA-VHDL model template

```
library library-name-1, library-name-2;
  use library-name-1.package-name.ALL;
Assignmente Project Exam Help
    Port (input signals: in type;
 https://gnal.out.out.com
  architecture arch_name of entity_name is
  -- decArdateWeeGhat powcoder signal internal-signal-1: type := initialisation;
  signal internal-signal-2: type := initialisation;
  Begin
  -- specify value of each signal as function of other signals
  internal-signal-1 <= simple, conditional, or selected CSA;
  internal-signal-2 <= simple, conditional, or selected CSA;
  Output signal <= simple, conditional, or selected CSA;
```

end arch name;

Process Construct

- CSA models close to the hardware.
- Difficul Assigimulatte Pasje on To increase level of abstraction while preserving

 Difficul Assigimulatte Pasje on To increase level.
 Systems at gate level.
 To increase level of abstraction while preserving
- To increase level of abstraction while preserving external eventle wavidust we weeder more powerful language construct.
- ▶ The process construct allows us to:
 - ▶ Model at a higher level of abstraction.
 - ▶ Use conventional programming language constructs.

Memory Module [entity] librar Assignment Project Exam Help use IEEE.STD LOGIC 1164.ALL; use IEEE. STUDS 9 GO SWARD THE MEDICAL COM entity memory is -- use unsigned for memory address Port (address Wedsignesowcogervector(31 downto 0); write_data: in std_logic_vector(31 downto 0); MemWrite, MemRead: in std logic; read_data : out std_logic_vector(31 downto 0)); end memory; CSU22022, 5th HDL Lecture, Dr. M. Manzke, Page: 4

Memory Module [architecture]

```
architecture Behavioral of memory is
type mem_array is array(0 to 7) of std_logic_vector(31 downto 0);
-- define type, for memory arrays
Assignment Project Exam Help mem_process: process (address, write_data)
-- initialize data memory, X denotes hexadecimal number
variable Nata Sie n Down Code 1: Com
X"000000000, X"00000000, X"000000000, X"000000000,
X"00000000", X"00000000", X"000000000", X"000000000"); variable addr.integer Chat POWCOder
begin -- the following type conversion function is in std_logic_arith
addr:=conv integer(address(2 downto 0));
if MemWrite ='1' then
data_mem(addr):= write_data;
elsif MemRead='1' then
read_data <= data_mem(addr) after 10 ns;
end if:
end process;
end Behavioral;
```

1. Process Details

- A process is a sequentially executed block of code.
- The VHAlsrigateleon Projections the spides consists of one process that is labelled mem_process:

 https://powcoder.com

 Similar to conventional block structured
- Similar to conventional block structured programming Add Magestat powcoder
- Process begins with a declaration section followed by:
 - ▶ begin and end process.
- begin determines start of sequential execution.

2. Process Details

- Data structures may include:
 - Arrays, queues...
- ► Programssigameset Pranject Edata Hyles:
- Integer, character, real number ... https://powcoder.com
 Variable assignment take place immediately
 - ► Variable assighmenChat powcoder
- Values assigned to variables are visible to all following statements in the context of this process.
- Control flow within a process is determined by constructs such as:
 - ▶ IF-THEN-ELSE, CASE, LOOP

3. Process Details

- A process can make assignments to signals decared externally.
 - ► read_datasigndate_modu(ajtct) dixa10 ridelp
- Propagation delay is taken into account. https://powcoder.com
 - read_data is scheduled to take its new value after the time specified bythe weekpinge has expined.
- ► The rest of the process executes in zero time with respect to simulation.
- ► A process is executed if an input signal in the list following the process has changed.
- The list of inputs is called sensitivity list.