Basic Computer Architecture

- Computers consist of:
 - Datapath
 - Control Assignment Project Exam Help
- It is designed to implement to particular instruction set.
- The individual instructions are the engineering Add WeChat powcoder equivalent of the mathematician's


$$ightharpoonup z = f(x,y)$$

OPCODE DESTINATION OPERANDS

Opcode – Destination -Operands

- **▶** OPCODE
 - Selects the function Help
- DESTINATE ORWCOGER.com
 - ► Is nearly awaystapath register
- **▶** OPERANDS
 - Usually come from datapath register

Instruction Format Examples



Instruction Formats

- ► Where Dignish Prose processor registers in the datapath
- ►But Operandvis@tsepfvandimmediate operand

Data and Instructions in Memory

Example for a 16 Bit processor, with 7, 3, 3, 3 bits

Decimal address	Memory contents .	Decimal Project	Other specified	Operation
25	0000101 001 010 011	5 (Subtract)	DR:1, SA:2 SB:3	R1 ← R2 – R3
	http	s://powcode	r.com	
35	0100000 000 100 101	32 (Store)	SA:4 SB:5	M [R4] ← R5
	Add	l WeChat po	wcoder	
45	1000010 010 111 011	66 (Add Immedi- ate)	DR:2 SA:7 OP:3	R2 ← R7 + 3
55	1100011 101 110 100	96 (Branch on zero)	AD: 44 SA:6	If R6 = 0, PC ← PC - 20
	tr tr			
70	0000000 011 000 000	Data = 192. After e	xecution of instruction in	35, Data = 80.
A SET SEN	1 1 1 7 2 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1	The age of the same	III A dha Ainid	26 FA 2811 685952

User View of Storage Program Counter (PC) Register Filassignment Project Exam Help 32 x 32 https://powcoder.com Add WeChat powcoder Instruction Data Memory Memory $2^{32} \times 16$ $2^{32} \times 16$ CSU22022, 14th Lecture, Dr. M. Manzke, Page: 6

Memory Module [entity]


```
librar Assignment Project Exam Help use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_166.ARL; use IEEE.STD_LOGIC_
```


Memory Module [architecture]

```
architecture Behavioral of memory is
-- we will use the least significant 9 bit of the address - array(0 to 512)
type mem_array is array(0 to 7) of std_logic_vector(31 downto 0);
-- define type, for memory arrays
begissignment Project Exam Help
mem process: process (address, write data)
-- initialize data me/nory X denotes hexadecimal number
variable data_mem : mem_array := (
X"00000000", X"00000000", X"00000000", X"00000000",
x"00000Addd" Weeldhat powedd e p0000000");
variable addr:integer
begin -- the following type conversion function is in std_logic_arith
addr:=conv integer(address(2 downto 0));
if MemWrite ='1' then
data mem(addr):= write data;
elsif MemRead='1' then
read_data <= data_mem(addr) after 10 ns;</pre>
end if.
end process;
end Behavioral;
```

A Single-cycle Hardwired Control Unit

- ► We briefly consider a system with the simplest possible Acontrol Project Exam Help
- ► The control unit: //powcoder.com
- Maps each OPCODE to a single datapath operation.
 Add WeChat powcoder
 Instructions are fetched from an instruction
- Instructions are fetched from an instruction memory
- ► This is what all present systems with separate instruction and data code do.







- ▶ PL=1
 - ► Juan proposed Prop
- ► PL=0 https://powcoder.com
 - ► PC is incremented Add WeChat powcoder
- ► PL=1 ∧ JB=0
 - ▶ Jump
- ▶ PL=1 ∧ JB=1
 - ► Conditional branch


Truth Table BIT15 - BIT13

► The following operations classification helps with the implementation of the instruction of the instruction of the last the instruction of the

https://powcoder.com

Control Word Bits

Instruction Function Type Add	BW	eChat	4powt	oder	MD	RW	MW	PL	JB
ALU function using registers	0	0	0	0	0	1	0	0	X
Shifter function using registers	0	0	1	0	0	1	0	0	X
Memory write using register data	0	1	0	0	X	O	1	O	X
Memory read using register data	0	1	1	0	1	1	0	0	X
ALU operation using a constant	1	0	0	1	0	1	0	0	X
Shifter function using a constant	1	0	1	1	0	1	0	0	X
Conditional Branch	1	1	0	X	X	0	0	1	0
Unconditional Jump	1	1	1	X	\mathbf{X}	0	0	1	1




Single-Cycle Computer Instruction Example


Operation code	Symbolic name	Format	Description	Function	МВ	MD	RW	MW	PL	JB
1000010	ADI	Immedates1	gadainmentiatProj	ecte Exam Help	1	0	1	0	0	0
0110000	LD	Register	Load memory	$R[DR] \leftarrow M[R[SA]]$	0	1	1	0	0	1
		•	https://powc	coder.com						
0100000	ST	Register	Store register	$M[R[SA]] \leftarrow R[SB]$	0	1	0	1	0	0
		•	Add WeCha	at powcoder						
0011000	SL	Register	Shift left	$R[DR] \leftarrow slR[SB]$	0	0	1	0	0	1
0001110	NOT	Register	Complement register	$R[DR] \leftarrow \overline{R[SA]}$	0	0	1	0	0	0
1100000	BRZ	Jump/Branch	If $R[SA] = 0$, branch	If $R[SA] =$	1	0	0	0	1	0
	ero	1 1 12	to PC + se AD	$0, PC \leftarrow PC + \text{se}AD$, If $R[SA] \neq 0, PC \leftarrow PC + 1$						


Single-cycle Problem

- A single-cycle control unit cannot implement Project Exam Help
 - more complex addressing modes https://powcoder.com
 - Composite functions
 - E.g. Maddi Wie Chat powcoder
- ► A single-cycle control unit has long worst case delay path.
 - ► Slow clock.



Multiple-Cycle Microprogrammed Computer





Control Word Information for Datapath

Example, our project is different!

27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	NΑ					MS		МС	L	P	P L	T D	T A	T B	МВ			FS			МО	R W	M M	M W

Assignment Project Exam Help

TD	TA	TB	MB		Į.	FS	MD	RW	MM	MW	
Select	Select	Select	Select	Cdge	trosi/n/	powe	oder	. CO111 1	Select	Function	Code
R[DR]	R[SA]	R[SB]	Register	0	F = A	0000	0 FnUt	No write (NW)	Address	No write (NW)	0
R 8	R 8	R8	Constant	1 A	$F = A + B$ $F = A - 1$ $F = A$ $F = A \wedge B$	+1 0001 0010	1 0 1 0 1	wooder	PC	Write (WR)	1
					$F = A \land B$ $F = A \lor B$ $F = \overline{A} \oplus B$ $F = \overline{A}$ $F = B$ $F = \operatorname{sr} B$ $F = \operatorname{sl} B$	0101	0 0 0 0 0				