


## Hierarchical VHDL (Page 1)

4-Bit Ripple Carry Adder


```
-- 4-bit Adder: Hierarchical Dataflow/Structural
library jeee;
Assignment Project Exam Help
entity half_adder is port (x, y) in spowcoder.com
s, c; out std_logic);
end half_deder, eChat powcoder
architecture dataflow_3 of half_adder is
  begin
    s \le x \times y;
    c \le x  and y;
end dataflow_3;
```



## Hierarchical VHDL (Page 3)

4-Bit Ripple Carry Adder

```
architecture struc dataflow 3 of full adder is
 Component half adder Assignment Project Exam Help
 s, c: out std_logic);
end component, wcoder.com
 signal hs, hc, tc: std_logic;
begirAdd WeChat powcoder
    HA1: half_adder
     port map (x, y, hs, hc);
    HA2: half_adder
     port map (hs, z, s, tc);
    c <= tc or hc:
end struc_dataflow_3;
```



## Hierarchical VHDL (Page 5)

4-Bit Ripple Carry Adder

```
architecture structural 4 of adder 4 is
 component full_adder
 AssignmentdProject Exam Help s, c: out std_logic);
 end componenty/powcoder.com
 begin
   Bit0: fall add VeChat powcoder port map (B(0), A(0), C0, S(0), C(1));
   Bit1: full_adder
     port map (B(1), A(1), C(1), S(1), C(2));
   Bit2: full adder
     port map (B(2), A(2), C(2), S(2), C(3));
   Bit3: full_adder
     port map (B(3), A(3), C(3), S(3), C4);
end structural 4;
```

## 4-Bit Full Adder Behavioral Description -- 4-bit Adder: Behavioral Description library ieee; Assiee std logic 1164.all; Assie lee std logic 1164.all; Exam Help entity adder 4 b is policy coder com); C0: in std\_logic; Aciduly e Cabat powcoder end adder\_4\_b; architecture behavioral of adder\_4\_b is signal sum : std\_logic\_vector(4 downto 0); begin sum <= ('0' & A) + ('0' & B) + ("0000" & C0); $C4 \le sum(4);$ $S \le sum(3 downto 0);$ end behavioral:

