
Multiple-Cycle Microprogrammed Computer



Project 2 Microcoded Instruction Set Processor

- Project 2 in incremental steps
- ► modifications are required Exam Help
 - Increase the number of registers in the register-file from 32 to 33 to 30 to 3
 - This requires and additional perfect ditrior the two multiplexers (Bus A and Bus B) and the destination decoder. These are separate signals (TD, TA, TB) that are provided by the Control Memory
 - ► The size of the registers in the register-file has to be 32 bit (size of instructions)

Datapath Modifications

- Consequently, all components of the Datapath:
 - MUXs AssignagetePngiect Exam Help
 - Decoder in the Register fileler.com

 - Arithmetic/logic Unit
 Add WeChat powcoder
 Shifter and MUXs ...
- are 32 bit

Datapath Modifications

- Add and test:
 - ► Memory Assignmento Project Exam Help
 - ► Control Memory (256) Wedder.com
- ► to your project WeChat powcoder
 - ► MUX M will feed 32 bit addresses from ether the Bus A or the PC into the Memory M entity but only the 9 least significant address bits will be used to index into the array. This restricts the memory size to 512.

Control Memory 256 x 42

library IEEE

```
-- michttps://powcoder.com
```

```
-- michael .manzke@cs.tcd.ie
```

-- 3rd Add WeChat powcoder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

```
      4
      4
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      2
      2
      2
      2
      2
      2
      2
      2
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
```

```
entity control memory is
   Port (FL : out std logic;
            RZ : out std logic;
       Assignment Project Exam Help
            RV : out std logic;
            Mhttps://powcoder.com
            RW : out std logic;
            MD : out std logic;
                 d We Chat powcoder o);
                                                     9 to 13
            MB : out std logic;
            TB : out std logic;
            TA : out std logic;
            TD : out std logic;
            PL : out std logic;
                                                   -- 19
            PI : out std logic;
            IL : out std logic;
                                                   -- 20
            MC : out std logic;
                                                  -- 21
            MS: out std logic vector(2 downto 0); -- 22 to 24
            NA : out std logic vector (16 downto 0); -- 25 to 41
            IN CAR : in std logic vector(16 downto 0));
end control memory;
```

1 1 2 200 03 21 4

```
architecture Behavioral of control memory is
type mem_array is array(0 to 255) of std logic vector(41 downto 0);
              Assignment Project Exam Help
begin
memory_m: process (IN_CAR)https://powcoder.com
      variable control mem : mem array:=(
             25|2422|21|20|19|18|17|16|15|14|13 9|8|7|6|5|4|3|2|1|0|
  141
  | Next Address
                             Chatipowcoseririmimiririririfi
  | Next Address | MS | C | L | I | L | D | A | B | B | FS | D | W | M | W | V | C | N | Z | L |
 0 00000 0 0 0 0 0 0 0 0 0",-- 00
 0 00000 0 0 0 0 0 0 0 0 0",-- 01
 0 0
                                                 0 0 0
 "0000000000000000 000
                                      0 00000 0
                                             0 0 0 0 0
                       0
 0 00000 0
                                                 0 0 0 0
 0
                                      0 00000 0
                                             0 0 0 0 0 0 0 0",-- 05
                                      0 00000 0 0 0 0 0 0 0 0 0", -- 06
 0 00000 0 0 0 0 0 0 0 0 0",-- 07
```

-- Address \$08 to \$17

```
141
          25|2422|21|20|19|18|17|16|15|14|13
                                  9|8|7|6|5|4|3|2|1|0|
 Next Address
                                FS |M|R|M|M|R|R|R|F|
| Next Address
                      L D A
                             BI
                                FS |D|W|M|W|V|C|N|Z|L|
"0000000000000000 000
                           0_0 00000_0 0.0 0
                      0.0
"00000000000000000 Assignment Project Examo Helpo o
0\ 00000\ 0\ \overline{0}
"0000000000000000 000 , O O
                              0 00000 0
0 00000 0 0 0 0 0 0 0 0 0",-- OD
"0000000000000000 000 .O . O
                         0 0
                              0 00000 0 0 0 0 0 0 0 0 0",-- OE
25|2422|21|20|19|18|17|16|15|14|13
                                  9|8|7|6|5|4|3|2|1|0|
 Next Address
                                FS | M | R | M | M | R | R | R | F |
| Next Address
            MS
0 00000 0 0 0 0 0 0 0 0 0",-- 13
0 0
                                    0 0 0 0 0 0 0 0",-- 14
0
                                    0 0 0 0 0 0 0 0",-- 15
"0000000000000000 000
                                    0 0 0 0 0 0 0 0",-- 16
                  0
                              0 00000 0 0 0 0 0 0 0 0 0",-- 17
```

-- Address \$F8 to \$FF

```
Assignment Project Exam Help
         25|2422|21|20|19|18|17|16|15|14|13 9|8|7|6|5|4|3|2|1|0|
141
           MS M I P P T T T M FS MRMMRRRRF
| Next Address
           I MS https://powcoder.com Idiwimiwiviciniziti
| Next Address
0 00000 0 0 0 0
0 0 0 0 0 000000 0 0 0 0 0 0 0 0 0",-- FD
"0000000000000000 000 0
                             0 00000 0 0 0 0 0 0 0 0 0",-- FE
                         0 0
                             0 00000 0 0 0 0 0 0 0 0 0",-- FF
);
    variable addr : integer;
    variable control out : std logic vector(41 downto 0);
```

Begin (process) LSB

```
addriff convented (IN CAR);
control out := control mem(addr);
FL <= control out(0);
RZ A=(convector(1)) wcoder
RN <= control out(2);
RC <= control out(3);
RV <= control out(4);
MW <= control out(5);
MM <= control out(6);
RW <= control out(7);
MD <= control out(8);
FS <= control out(13 downto 9);
MB <= control out(14);
```

Begin (process) MSB

```
TB tips on the Wear of the TD Add to Wear of
```

