



Register File Top-level Schematic (2 to 4 decoder) library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; Assignment Project Exam Help entity decoder_2to4 is Port (A0 : in, std_logic; https://powcoder.com Q0 : out std_logic; Q1: out std_logic; Accounte Conat powcoder Q3: out std_logic); end decoder_2to4; architecture Behavioral of decoder 2to4 is begin Q0<= ((not A0) and (not A1)) after 5 ns; Q1<= (A0 and (not A1)) after 5 ns; Q2<= ((not A0) and A1) after 5 ns; Q3<= (A0 and A1) after 5 ns; end Behavioral: CSU22022, 8th HDL Lecture, M. Manzke, Page: 1





Register File Top-level Schematic (4 to 1 MUX) library IEEE; use IEEE.STD LOGIC 1164.ALL; Assignment Logic ARITH ALL: Assignment Logic Office ARITH ALL: Help entity mux4 4bit is Philipp, in 1, polyscode to combr(3 downto 0); S0, S1: in std_logic; 21 out std denic yector(3 downto 0)); architecture Behavioral of mux4 4bit is begin Z <= In0 after 5 ns when S0='0' and S1='0' else In1 after 5 ns when S0='1' and S1='0' else In2 after 5 ns when S0='0' and S1='1' else In3 after 5 ns when S0='1' and S1='1' else "0000" after 5 ns; end Behavioral:




















CS2022

Register File

Top-level VHDL (port maps 2)

```
-- register 2
             reg02: reg4 PORT MAP(
                       D => data src mux out,
                       load => load_reg2,
Assignment Project Exam Help
                       D => data_src_mux_out,
       Add WeChat poweder
                       Q = reg3 q
             -- Destination register decoder
             des_decoder_2to4: decoder_2to4 PORT MAP(
                       A0 \Rightarrow des A0
                       A1 => des A1,
                       Q0 => load_reg0,
                       Q1 => load reg1,
                       Q2 => load reg2,
                       Q3 => load_reg3
                            CSU22022, 8th HDL Lecture, M. Manzke, Page: 12
```

Register File Top-level VHDL (port maps 3) -- 2 to 1 Data source multiplexer data_src_mux2_4bit: mux2_4bit PORT MAP(In0 => data. Assignment Projectata Esta, am Help Z => data_src_mux_out https://pow.coder.comxer Inst_mux4_4bit: mux4_4bit PORT MAP(Add WeChat-powcoder $ln2 \Rightarrow reg2_q$ $ln3 = reg3_q$ $S0 \Rightarrow src_s0$, S1 => src s1, Z => src reg $reg0 \le reg0 q$; reg1 <= reg1_q; reg2 <= reg2_q; reg3 <= reg3_q;

end Behavioral:

CSU22022, 8th HDL Lecture, M. Manzke, Page: 13

