CSA vs. Conditional Signal Assignment

- Concurrent Signal Assignment Statements are suitable for describing gate-level circuits.
- suitable for describing gate-level circuits.

 Assignment Project Exam Help

 Models for higher level abstraction are difficult to

 express with the produptent of ignab Assignment

 Statements.


 Add WeChat powcoder
- ► Higher level abstraction models are required for multiplexors, decoders ...
- ► VHDL provides Conditional Signal Assignment statements for these situations.

4 to 1 - 8bit Multiplexor

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux4 is
  signment, Project Exam Help (7 downto 0);
        s0, s1: in std_logic;
    https://powgoder.comownto 0));
end mux4;
Add WeChat powcoder architecture behavioural of mux4 is
begin
z \le in0 after 5ns when s0 = 0 and s1 = 0 else
     in 1 after 5ns when s0 = 0 and s1 = 1 else
     in2 after 5ns when s0 = `1` and s1 = `0` else
     in 3 after 5 ns when s0 = 1 and s1 = 1 else
     "00000000" after 5ns;
end behavioural;
```

Conditional Signal Assignment

- ► In the 4to1 8bit multiplexor example:
- ► If S1 or S2 changes the concurrent assignment Assignment Project Exam Help statement is executed.
 - ► All four conditions may be a decked m
- The order is relevent that powcoder
- ► The evaluation takes place in the order that they appear.
- ▶ The first true condition determines the output.
- The order should reflect the physical implementation.




4 to 2 - Priority Encoder

```
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
Assignment derojensi deram Help
  entity four to two priority is Port 19,5% 1, BS, W3CODER, COM
         Z: out std_logic_vector(1 downto 0));
  end fourdto_two_cohirat powcoder
  architecture Behavioral of four_to_two_priority is
  begin
  Z <= "00" after 5 ns when S0='1' else
       "01" after 5 ns when S1='1' else
       "10" after 5 ns when S2='1' else
       "11" after 5 ns when S3='1' else
       "00" after 5 ns;
  end Behavioral;
```


library IEEE;

Conditional Signal Assignment

- The order in the conditional signal assignment statement in the 4 to 2- Priority Encoder example is important. Signment Project Exam Help
- ▶ Note in the buttomp/powcoder.com
 - The last statement set the output to zero.
 - ► This is necessary because the select signals can have values other than '1' and '0'.
 - ► This is the case because the select signals are declared as std_logic and std_logic_vector.



Unaffected library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; Assignment derojensi deram Help entity four to two priority is Port 19,5% 1, BS, W3CODER, COM Z: out std_logic_vector(1 downto 0)); end fourdto_tW_eichtrat powcoder architecture Behavioral of four_to_two_priority is begin Z <= "00" after 5 ns when S0='1' else "01" after 5 ns when S1='1' else unaffected when S2='1' else "11" after 5 ns when S3='1' else "00" after 5 ns; end Behavioral; CSU22022, 4th HDL Lecture, Dr. M. Manzke, Page: 8



Selected

Signal Assignment Statement

- Signal value is determined by the select expression
- In this example we read from a register file with eight registers (rego...rego) Exam Help
 - ► Read only register/filewithder.eadports

%000	\$12345678 _{Ve}	rego wcoder
%001	\$ABCDEF00	reg 1
%010	\$12345678	reg2

%011 \$ABCDEF00 reg3

%100 \$12345678 reg4

 %101
 \$ABCDEF00
 reg5

 %110
 \$12345678
 reg6


%111 \$ABCDEF00 reg7

CSU22022, 4th HDL Lecture, Dr. M. Manzke, Page: 10

SSA Statement Example

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity reg file is
  Port (addr1, addr2: in std_logic_vector(2 downto 0);
ssignehteput feet Exam Helpownto 0));
architecture Behavioral of reg file is
signal reg1, reg2, reg4, reg6; std_logic_vector(31 downto 0):= x"12345678"; signal reg1, reg3, reg3, reg7: std_logic_vector(31 downto 0):= x"abcdef00";
begin
with addrassless eChat powcoder reg_out_reg after answer
               reg1 after 5 ns when "001",
               reg2 after 5 ns when "010",
               reg3 after 5 ns when "011",
               reg3 after 5 ns when others;
with addr2 (1 downto 0) select
reg_out_2 <= reg0 after 5 ns when "00",
               reg1 after 5 ns when "01",
               reg2 after 5 ns when "10",
               reg3 after 5 ns when "11",
               reg3 after 5 ns when others;
end Behavioral;
```

CSU22022, 4th HDL Lecture, Dr. M. Manzke, Page: 11



Selected Signal Assignment

- Similar to case statement in conventional languages.
- Assignment Project Exam Help
 Choices are not evaluated in sequence.
- Donly one must be true der. com
- The statement was take over edepossible combinations.
- The others clause must be used in situation were not all possible combinations are covered by the select statement.

reg3 after 5 ns when others;

- ► In the second select statement operates on a subset of the address range (addr2 (1 downto 0)).
- The wheasing manuse rejent required bedouse addr2 is declared as std logic, vector and can therefore take 9 values.
- unaffected is Analydal so de luate opin while other of statement.

```
with addr2 (1 downto 0) select
reg_out_2 <= reg0 after 5 ns when "00",
reg1 after 5 ns when "01",
reg2 after 5 ns when "10",
reg3 after 5 ns when "11",
reg3 after 5 ns when others;
end Behavioral;
```