

Multiple-Cycle Design

- ► The Multiple-Cycle Implementation demonstrates the use of a single memory for:
 - Data https://powcoder.com
 - ► Instruction Add WeChat powcoder
- ► This design is also used to show the implementation of more complex instructions


Memory M Address



- ► The following tater to fetch:
 - ▶ Instructions ☆dd\\\PeogramoownterRegister (32bit)
 - ▶ Data -> Bus A (32bit)
- MUX M selects between the two address sources through the MM control signal









Instructions are executed over multiple clock cycles https://powcoder.com
 This requires an additional register

- - ► R32 for temporatydslowgeChat powcoder
- ▶ This register should be selected through an additional bit control signals:
 - ► TD, TA, TB
- The overwrite:
 - ► SA, SB, DR



IR Instruction Register



- Instructions mustsbe be below iteracregister during the execution of multiple micro-ops
- ► The IR is only loaded if an instruction is fetched from memory M
 - ► The IR has a load enable control signal IL
 - This signal is part of the control word


PC Program Counter Register

		1	330								9.8.5					1		123			201		1100						1 19	4 B	8.0							21		-	1664	53	
	4	4	3	3	3	3	3	3	3	3	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0	
	1	$\mid 0 \mid$	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0		_					_			1	
	1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 Next Address								MS		M	Ι	P	P	T	Т	T	M			FS			M	R	M	M	R	R	R	R	F											
												C	. L	I	L	D	A	В	В		_		4		D	W	M	W	V	C	N	Z	L										
	Assignment										τ	P	\mathbf{I}	O.	re	C	t	JE	JX	Ca	Π	1	T,	16	t	D									51/								
ŀ	1446		452								6017	•	<u>ر</u>								. •	•	437							- 4	10	- 8	L									40	


- ► The PC onlyhips: prents de acoinstruction is fetched from memory M
 Add WeChat powcoder

 The control word has two bits that determine the
- PC modifications:
 - PI increment enable signal

▶ PL – PC load signal




Next Address Logic




- The CAR Control Address Register selects the control word in the 256 x 42 control memory
- The next logic (Mox s) determines whether CAR is incremented on loaded.
 - Controlled with MS
- ► The source (Opcode or NA) of the loaded address is determined by MUX C
 - Selected by MC


Next Address Field




- The sources for the multiplexer can be: https://powcoder.com
 - Contents of the 17 bit NA Next Address field
 - ▶ 17 bit from the Apdelle Well Ohthe powcoder
- An opcode loaded into the CAR points to:
 - Microprogram in Control Memory
 - ► This program implements the instruction through the execution of a sequence of micro-operations
- ► MUX S determines whether the CAR is:
 - Incremented
 - Loaded



Action	Symbol Notation		Select	Symbolic Notation		Symbolic Notation		Symbolic Notation		Symbolic Notation		
Increment CAR	CNT	Ass	ignr	nent	Proje	ct ₁ Ex	kam Hel	Q _{LP}	No load	NLP	0	
Load CAR	NXT	001	Opcode		Load instr.		Increment PC	INP	Load PC	LDP	1	
If $C = 1$, load CAR ;	BC	010	7870			•						
else increment CAR			httr)S://n	owco	der.c	com					
If $V = 1$, load CAR ;	BV	011	11001	75.77 P		GOIL						
else increment CAR												
If $Z = 1$, load CAR ;	BZ	100	A A	4 W/c	Chat	now	coder					
else increment CAR			Au	a vv c	Chat	pow	Couci					
If $N = 1$, load CAR ;	BN	101										
else increment CAR												
If $C = 0$, load CAR ;	BNC	110										
else increment CAR												
If $Z = 0$, load CAR ,	BNZ	111										
else increment CAR												





Microprogram in Control Memory

 $? = 0_2 \text{ or } ? = 1_2$

```
25 | 2422 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13
   | Next Address | MS | M| I|
   | Next Address | MS | C|
                                  I L D A B B FS D W M W V C N Z L
                     R[DR] \leftarrow R[SA] + zf IR[4:0]
-- ADI
                                ent Project Exam Help????",-- 00
                              os://powcoder.com???
  "000000000????????? ??
                     R[DR] \leftarrow R[SA] + R[SB]
-- IF
                      IR \leftarrow M[PC], PC \leftarrow PC + 1
          variable addr : integer;
          variable control out : std logic vector(41 downto 0);
                                                     CSU22022, 16th Lecture, Dr. M. Manzke, Page: 14
```