

DESN2000: Engineering Design & Professional Practice (EE&T)

Assignment Project Exam Help

https://powcoder.com Week 2

Data protecting where the protection is protected by taccess

David Tsai
School of Electrical Engineering & Telecommunications
Graduate School of Biomedical Engineering



d.tsai@unsw.edu.au

This week

- ARM data processing operations
 - Arithmetic instructions
 - Data move instructions
 - Logic instruction
 - Shifts and rotate options ment Project Exam Help
 - Multiplication
- Memory access instructiohttps://powcoder.com
 - Load-store architecture
 - ARM load and store operation We Chat powcoder
 - Addressing modes
 - Load / store in byte and halfword levels
 - **Endianness**
 - Load and store multiple



ARM data processing instructions

Data processing instructions:

Arithmetic operations ADD, SUB, ADC,...

Comparison
 CMP, CMN, TST, TEQ

Logical operations AND, EOR, ORR, BIC,...

· Data movement Assignment Project Exam Help

https://powcoder.com



ARM data processing instructions

- 4-field instruction format: >a href="copcode">>a href="copcode">>a href="copcode">>a href="copcode">>a href="copcode">>a href
 - Opcode name of the operation
 - Destination destination; a register
 - source 1 1st source; a register
 - source 2 2nd source: a register shifted register or an immediate Assignment Project Exam Help
- Source 2 shifted registehtspring powrcoder:com
 - Immediate value: 5-bit unsigned number add a1, v1, v3, 1s1Add WeChat powcoder
 - Specified in the lowest-8-bits of another register add a1, v1, v3, 1s1 v4
- Source 2 immediate:
 - Must be representable by an 8-bit number, optionally right-rotated an even number of bits:



Arithmetic instructions: add / subtract

Examples: assuming variables A, B, C, D, E correspond to registers V1, V2, V3, V4, V5, respectively.

```
• E = (A + B) - (C + D)
  ADD V5, V1, V2
  ADD A1, V3, V4 ; use intermediate register A1
  SUB V5, V5, A1
                   ssignment Project Exam Help
  ADD V5, V1, V2
  ADD V5, V5, V3 https://powcoder.com
• E = -A = 0 - A (use reverse subtraction RSB)

Add WeChat powcoder
  RSB V5, V1, #0
                       Latton Shifter.
  Use ADDS, SUBS if you want to save the condition code flags.
 CPSR
        30
           29 28
                    27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
    31
                    Do not modify / Read as Zero
                                                         I F T M M M M M
    N Z C
              V
```



Arithmetic instructions: add / subtract

- Add /subtract with carry:
 - ADC add with carry
 - SBC subtract with carry
 - RSC reverse subtract with carry

```
• Examples: Assignment Project Example for subtraction: A = V^2 + V^3 + C A-B=A+not(B)+1 Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction: V^2 = V^2 + V^3 + C Setting carry with subtraction with subtraction with subtraction
```


• Useful for 64-bit arithmetie Add We Chat powcoder



Arithmetic instructions: add / subtract

64-bit addition:

64-bit subtraction:



```
ADDS R4, R0, R2 SUBS R4, R0, R2 ADC R5, R1, R3 SBC R5, R1, R3
```



Data move instructions

- Moving data between regs?
 ADD V1, V2, #0 ; V1 ← V2
- Alternatively, MOV instruction can be used.
 MOV V1 V2 · V1 ← V2

Mov V1, V2 Assignment Project Exam Help

The second operand can be an immediate (8-bit constraint), register or a shifted

- The second operand can be an immediate (8-bit constraint), register or a shifted register.
 https://powcoder.com
- Wait a jiffy (no-operation; Actor WeChat powcoder MOV V1, V1



Data move instructions

 MVN (move negative) moves the complement of the source operand into the destination register.

```
MOV V1, \#0xA3 ; V1 = 0x000000A3 MVN V2, V1 ; V2 = 0xFFFFFF5C
```

MVN can be used to load -1 into a register.

Assignment Project Exam Help

https://powcoder.com



Logical instructions

- Logic instructions perform bit-wise logical operations associated with registers:
 AND, ORR, EOR, BIC
- Instruction format: <a href="copcod
 - Opcode name of the operation
 - Destination destination operand (register). Exam Help
 - source 1 1st source, a register
 - source 2 2nd sou
- Examples:

```
AND V1, V2, V3
AND V1, V2, V3, LSL #Z
AND V1, V2, V3, LSL A1
AND V1, V2, #0xF3
```

```
4F300 V
4F3Al X
```



Logical instructions: AND

- AND V1, V2, V3 \Rightarrow V1 = V2 AND V3
- Recall:
 A AND 0 = 0
 A AND 1 = A

AND V1, V1, #0xFF0

- Bit-wise AND operation can be used to create a bit-mask. Help
- Example: if register V1 contains:

 1011-0110-1011-1001-1010 1110 0/130

A B	AandB
00	0
0 (0
10	0
11	



Logical instructions: BIC

- Bit clear (BIC) is used to set certain bits to zero (and leaving other bits unchanged) in a register.
- BIC V1, V2, V3 \Rightarrow V1 = V2 AND (NOT V3)
- Bits of source-1 operand (V2) in places where source-2 operand (V3) has ones will be cleared.

 Assignment Project Exam Help
- Example: suppose V1 has:

 1010 1100 1010 0001 100011 7000 1110 der.com

 To isolate the upper 24 bits of V1, can do a bit-clear with mask

 0000 0000 0000 0000 0000 1111 1111

 Add WeChat powcoder

BIC V1, V1, #0xFF

UXFF



Logic Instruction – ORR, EOR

- ORR: bit-wise logical OR operation
- EOR: bit-wise logical XOR operation
- Recall:

```
AOR0 = A
```

$$AOR1 = 1$$

A XOR 1 = NOT A Assignment Project Exam Help

A XOR 0 = A

A XOR A = 0

https://powcoder.com

```
ORR V1, V1, #0xFF
                     Add WeChat powcoder
ORR V1, V1, V2
ORR V1, V1, V2, LSL #2
ORR V1, V1, V2, LSL V3
```

A	B	AOVB
0	0	O
0	(l
t	0	l
(l	1

AB ABB 00 0 10 11



• Shifting operation is embedded in almost all data processing instructions.

Performed by the barrel shifter in the data path.
 ARM shift and rotate operations:

 LSL
 Logical shift to the right
 ASR
 Arithmeticts is to the right
 ROR
 Rotate right
 RRX

 Rotate right
 Rotate right
 Rotate right

• Only source-2 operand can be shifted. The shifting amount is specified as an immediate (5 bits) or in another register.




• Logical shift left (LSL) examples:

```
mov a1, v1, lsl #8 ; a1 := v1 << 8-bit
mov a1, v1, lsl v2 ; a1 := v1 << v2-bits
```


(-1001 0010 0011 0100 0101 0110 0111 1000 0001 0100 0101 0100 0101 0110 0111 1000 0000 0000 Assignment Project Exam Help

Sets C to the value of the last pitting all / fitting the condense of the shift But this detail is not often significant.





Sets C to the value of the last pitte fall of the shift But this detail is not often significant.





• Arithmetic shift right (ASR) examples:


mov a1, v1, asr #8; a1 := v1 >> 8-bits
; a1[31:24] := v1[31]

**Ve 1001 0010 0011 0100 0101 0110 0111 1000
1111 1111 1001 0010 0011 0100 0101 0110

Assignment Project Exam Help-ve

0001 0010 0011 0100 0101 0110 0111 1000
0000 0000 0001 0010 0011 0100 0101 0110

mov a1, v1, asr v2; a1 := v1 >> v2-bits
; Add We Chat powcoder





Rotate right (ROR) examples:

```
mov a1, v1, ror #8 ; a1 := v1 >> 8-bits
; a1[31:24] := v1[7:0]
```


1001 0010 0011 0100 0101 0110 0111 1000

0111 1000 1001 0010 0011 0100 0101 0110

Assignment Project Exam Help

mov a1, v1, ror v2; a1 := v1 >> v2-bits

nov a1, v1, ror v2; a1 := v1 >> v2-bits ; a1[31:(31-v2)] := v1[v2:0] https://powcoder.com






Rotate right through carry (RRX) example:

```
mov a1, v1, rrx ; a1 := v2 >> 1-bit
; a1[31] := C-flag
; C-flag := v1[0]
```

Rotation happens through the carry flag in CPSR. Rotate by 1-bit only.

Assignment Project Exam Help

https://powcoder.com





32 6745.

Q: Isolate the second byte of register V1 and move it to the first byte of V1.

```
Option 1: by bit-masking then shifting AND V1, V1, #0xf100 Ignment Project Exam Help MOV V1, V1, LSR #8

https://powcoder.com

Option 2: shift left (zero-Maddit) We Chratepate Couler)

MOV V1, V1, LSL #16

MOV V1, V1, LSR #24
```



Multiplication

MUL

- Multiplication is expensive (clk cycles, power and circuit complexity).
- Multiplication by a constant may be achieved by shifting and add / sub.
- Examples: assuming variables A and B corresponds to registers V1 and V2, respectively.

 Assignment Project Exam Help
 - 1. $B = 5 \times A = (2^2 + 1)A = 2^2A + A$ ADD V2, V1, V1, LSL #2

 https://powcoder.com
 - 2. B = 105 × A = (15 × 7)A = (2⁴ + 1)(2³ 1)A

 RSB V2, V1, V1, LSL #4


 RSB V2, V2, V2, LSLA7dd WeChat powcoder
 - Reverse subtract without carry, syntax:
 RSB <Rd>, <Rn>, <operand2>
 Rd = operand2 Rn
 Useful because ALU operations permissible on operand2.
 - 2⁴ 1 achieved by LSL #4, then RSB reverse-subtracting 1.
 - 2³ 1 achieved by LSL #3, then RSB reverse-subtracting 1.



Load-store architecture


- Data processing instructions only work on registers. Must move memory-based data to register first, before processing.
- Remember:
 - Memory is organized as 8-bit blocks
 - Registers are 32-bits wide.
 32-bit data bus and 32-bit address bus.

https://powcoder.com





Addressing modes



- Pre-indexed ++address
 - offset is added to the base register before the load / store.
 - The load/store takes place at the address pointed by (base + offset).
 - Optionally updates the base register with new address.

Assignment Project Exam Help

- Post-indexed address++
 - offset is added to the date of the back of the com
 - The load/store happens at the address pointed by the base register.
 - Always updates the based is wreath new powers der



Pre-indexed load / store

- Syntax: <opcode>{cond} <rd> [<rn>, <offset>] {!}
 - opcode **LDR** (loading a word) and **STR** (storing a word).
 - Cond Optional conditional execution.
 - Rd Destination register for LDR and source register for STR.
 - Rn
 - Base register Project Exam Help Offset from the base register: an immediate, a register, or a shifted register. Offset
 - Optionally write offsetly paddress (base to the base register.
- Load/store operation happens at the effective address (rn + offset).



Pre-indexed load / store - examples

- LDR V1, [V2, #12]

 A word located at the effective address V2 + 12 is loaded into register V1.
- LDR V1, [V2, #12]!

 A word located at the effective address V2 + 12 is loaded into register V1 and the base register V2 is updated to V2 + 12.
- LDR V1, [V2, V3] Assignment Project Exam Help
 A word located at the effective address V2 + V3 is loaded into register V1.
- LDR V1, [V2, V3, LSL https://powcoder.com

 A word located at the effective address V2 + 4*V3 is loaded into register V1 and the base register V2 is updated VW & Chat powcoder



Post-indexed load / store

- Syntax: <opcode>{cond} <rd> [<rn>], <offset>
 - Opcode LDR (loading a word) and STR (storing a word).
 - Cond Optional conditional execution.
 - Rd Destination register for LDR and source register for STR.
 - Base register. The address where load/store occurs. ASSIGNMENT Project Exam Help Added to base after load/store: immediate, register, or a shifted register. Rn
 - Offset
- Load/store happens at that the session between the load of the loa
- (rn + offset) becomes the base register for the next load/store.

 Add WeChat powcoder



Post-indexed load / store - examples

#1 loading mem.

- LDR V1, [V2], #12

 A word located at the effective address given by V2 is loaded into register V1, then base register V2 is updated to V2 + 12.
- LDR V1, [V2], V3
 A word located at the effective address given by V2 is loaded into register V1, then base register V2 is updated to V2 the Project Exam Help
- base register V2 is updated to V2 to Project Exam Help

 LDR V1, [V2], V3, LSL #3

 A word located at the effective address given by V2 is leaded into register V1, then base register V2 is updated to V2 + 8*V3.



Load / store examples - C to assembly

- Compile C code: C = A + B
 - All variables are integers (words) located in memory locations having the following offsets from the base address 0x4000:

```
A: offset*0
B: offset*4
C: offset*8

MOV V1, #0x4000
LDR V2, [V1]
LDR V3, [V1, #4]
ADD V2, V2, V3
STR V2, [V1, #8]

A: offset*0
A: J32 bits ...... 4 consecutive bytes

### A consecutive bytes

###
```



Load / store examples - C to assembly

- Compile C code: G = F + my_array[i]
 - All variables are integers. G and F correspond to registers V1 and V2, respectively. Base address for my_array (i.e. address of my_array[0]) is in register V3. Array index i is in register V4.



Load / store in byte & halfword

Load/store can happen at halfword or byte level.

```
Variants of load:
```

```
    LDR loading a word
```

- LDRB 10 Aussignment Project Exam Help
- **★** LDRSB loading a signed byte
 - · LDRH loading https://powcoder.com
- LDRSH loading a signed halfword Add WeChat powcoder
- Variants of store:
 - STR storing a word --- 32.
 - STRB storing a byte --- g
 - STRH storing a halfword --- 16



Load / store in byte & halfword

- This loads / stores the register's least-significant-byte.
- Example: loading a byte from memory to a register.







Load / store in signed byte & halfword 2's comp. atth.

- Performs automatic sign bit extension
- Example: loading a signed byte from memory to a register.

```
LDRSB A1, [V1, #2] ; V1 + 2-byte offset LDRSB A1, [V1, V2] LDRSB A1, [V1, V2] AssignmentiProjectExamHelp
```

https://powcoder.com

```
Register 32 11/5
                 Memory
FF FF FF
```



Load / store in byte & halfword

- Compile C code: G = F + my_array[8]
 - G and F correspond to registers V1 and V2, respectively. Base address for my_array (i.e. address of my_array[0]) is in register V3 and my_array is of type unsigned char.


LDRB A1, [V3, #8] —

ADD V1, V2, A1

Assignment Project Exam Help

- Compile C code: G = F my_array[8]
 - G and F correspond to registers to work (i.e. address of my_array[0]) is in register V3 and my_array is of type char.

LDRSB A1, [V3, #8] Add WeChat powcoder ADD V1, V2, A1





c: 16 birs -> Short.

Load / store in byte & halfword

- Compile C code: G = F + my_array[8]
 - G and F correspond to registers V1 and V2, respectively. Base address for my_array (i.e. address of my_array[0]) is in register V3 and my_array is of type unsigned short

```
LDRH A1, [V3, #16] "short" is twice the size of "char" so offset twice the amount (8 x 2 = 16)

Assignment Project Exam Help
```

× 2's comp 16'6745 ⇒ LDR H

- Compile C code: G = F + my_array[8]
 - G and F correspond to registers to the large of the lar

```
LDRSH A1, [V3, #16] Add WeChat powcoder ADD V1, V2, A1
```




Endianness

- Specifies the order of bytes stored in the memory.
- **Little-endian:** the least significant byte of register is stored at the lowest memory address.
- **Big-endian:** the least significant byte of register is stored at the highest memory address.

 Assignment Project Exam Help
- ARM is little-endian by default.

https://powcoder.com





Assembly examples

Adding elements in an array

Let A[] be an integer array (each element is 32 bits). The base address (i.e. the

address of A[0]) is in register A1. Compute:

Assignment Rivect Exam Help and store the result in register V1. Starting index x is in register A2 and number of

terms $n \ge 2$ is stored in register A3. You should use post-indexed addressing mode. https://powcoder.com

```
→ ADD A1, Add2, WeChat; powcoderA[x] ... start

→ ADD A3, A1, A3, LSL #2; address of A[x+n] ... end

→ MOV V1, #0; initialize the sum
LDR A4, [A1], #4

ADD V1, V1, A4

CMP A1, A3

; load A[i++]

; summation
; check whether i=x+n
                                                           ; repeat while i<x+n
```



Assembly examples

Type casting

```
    Consider the following C statements:

                      signed (2's omp)
  int Var1; 🛠
  char Var2; 🗶
  Var1 = (int) Var2;
```

• If registers V1 and V2 hold the base addresses for Var1 and Var2, respectively, the above C code is equivalent to: https://powcoder.com

```
LDRSB A1, [V2]
STR A1, [V1]
```




Load / store multiple, with address update

The following code

```
str a1, [v1], #4
str a2, [v1], #4
str a3, [v1], #4
str a4, [v1], #4
```

can be done with STMLA (store multiple increment after) Help stmia v1!, {a1-a4}




https://powcoder.com

The following code

Add WeChat powcoder

Can be done with STMIB (store multiple, **increment before**):

Ordering doesn't matter, the lowest numbered register maps to the lowest mem address






Load store multiple, no address update

The following code

```
str a1, [v1]
str a2, [v1, #4]
str a3, [v1, #8]
str a4, [v1, #12]
```

can be done with STMLA (store multiple increment after) Help stmia v1, {a1-a4}




https://powcoder.com

The following code

```
str a1, [v1, #4]
str a2, [v1, #8]
str a3, [v1, #12]
str a4, [v1, #16]
```

Add WeChat powcoder

can be done with STMIB (store multiple, **increment before**): stmib v1, {a1-a4}



This week

- ARM data processing operations
 - Arithmetic instructions
 - Data move instructions
 - Logic instruction
 - Shifts and rotate options Project Exam (Due: English your 3-hr lab)
 - Multiplication

In Moodle:

- - **Start doing Week 2 exercise**
- Memory access instructiohttps://powcoder.com
 - Load-store architecture
 - ARM load and store operated nWeChat powcoder
 - Addressing modes
 - Load / store in byte and halfword levels
 - **Endianness**
 - Load and store multiple



References

[1] William Hohl, ARM Assembly Language: Fundamentals and Techniques, CRC Press, 2015 (2nd Edition).

[2] ARM Architecture Reference Manual.

Assignment Project Exam Help

https://powcoder.com

