

# DESN2000: Engineering Design & Professional Practice (EE&T)

Assignment Project Exam Help

https://powcoder.com
Week 9
Constant de Woelstnatipe wide test pools

David Tsai

School of Electrical Engineering & Telecommunications

Graduate School of Biomedical Engineering

d.tsai@unsw.edu.au



#### This week

- Constants
- Pseudo-instructions
- Loading constants
- Loading addresses
- Assembler & linker Assignment Project Exam Help

https://powcoder.com



- ARM instructions are 32 bits long.
- How to fit a 32-bit constant into an instruction?


MOV as example:

Assignment Project Exam Helpo cond 001 opcode S Rn Rd shifter operand https://powcoder.com

- Bits[27:25] type of data processing instruction
- Bits[24:21] opcode (AddoMeC)hat powcoder
- Bits[11:0] depends on addressing mode:
  - Register
  - Register with shift or rotate
  - Immediate



Loading a constant, so immediate addressing mode format:



Bits[7:0] (immediate): number between 0 ~ 255.

Assignment Project Exam Help

Bits[11:8]: a rotation value, which is multiplied by 2, then used to rotate the forgoing 8bit immediate via the ALU.

https://powcoder.com



Allows ARM to generate constants of the form:

$$\frac{v_{imme}}{\text{g-hit}} \times \text{ROR}(\underline{2v_{rot}}) \quad \text{where} \quad v_{imme} \in [0:255]$$

$$v_{rot} \in [0:15]$$

Doesn't cover all 32-bit integration

- Example: calculate the rotation needed to generate the value 4080.
  - 4080 = 1111 1111 0000)2 4 pos shift
  - (1111 1111)<sub>2</sub>, or 0xFF, can be rotated left by 4 bits to generate 4080.
  - Rotating left by 4 equivalent to rotating right by 28.
  - So MOV RO, #4080 replaced by MOVPRO; #0xFE ROR 28.17 In
  - Assembler does this for you.

https://powcoder.com



- MVN (move negative) moves one's complement of the operand.
- We can generate additional constants using MVN with the rotation scheme:

RUR LSL

- So MOV RO, #1677721 Arehite V & Chargo Wcoder 8.





More problems... we often do something like:

```
SRAM_BASE

EQU 0x04000000

AREA EXAMPLE, CODE, READONLY

ENTRY


MOV r0, #SRAM_BASE

... Assignment Project Exam Help
```

• The code fails if SRAM\_BANTtpandeptow cabe energies to weather transport be generated by the byte rotation scheme.

#### **Pseudo-instructions**

- Solution: pseudo-instructions.
- Understood by the assembler (software) and replaced with real instructions for the ARM processor (hardware).




- https://powcoder.com ARM

   HW is constrained by implementation considerations / limitations. Using software to work around these limitations WeChat powcoder
- Example pseudo-instructions:
  - Loads any numerical constant const into register rd.
  - NOP
     Do-nothing instruction, stand-in for real instruction MOV R0, R0.



- On encountering LDR <rd>, =<constant>, the assembler:
  - 1. Tries to substitute with MOV / MVN, with optional rotation.
- 2. If this fails, create the *constant* in program space, known as a **literal pool**, then use the LDR <rd>, [PC <offset>] instruction to load this *constant*.

• Example demonstrating all 3 cases: Project Exam Help






## **Loading constants: LDR** → **MOV**

• Case 1: the instruction LDR r0, =42 is replaced with MOV r0, #42 without needing any rotation.

#### Assignment Project Exam Help

https://powcoder.com





## **Loading constants: LDR** → literal pool

- Case 2: the instruction LDR r1, =0x55555555 is replaced with LDR r1, [PC, #4]:
  - 1. Create a literal pool (Lit pool) at the end of the code block.

Why 4 bytes?

- 2. Load the constant by PC-offset addressing (PC + 4).
- Allows any 32-bit constants to be loaded into a register.

#### Assignment Project Exam Help

https://powcoder.com


```
AREA Example, CODE powcoder AREA Example, CODE
            ENTRY
                                                     ENTRY
            BL func1
                                                     BI func1
stop
                stop
                                        stop
                                                         stop
                                        Func1
Func1
            LDR r0, =42
                                                    MOV r0, #42
                                                     LDR r1, [PC, #4] PC-8 (execute)
            LDR r1, =0 \times 55555555
                                                                      PC - 4 (decode)
            LDR r2, =0xFFFFFFF
                                                     MVN r2, #0
            MOV PC, lr
                                                     MOV PC, lr
                                                                      PC (fetch)
                                                     DCD 0x5555555
                                        Lit_pool
                                                                      PC + 4
```



## **Loading constants: LDR** → **MVN**

#### Assignment Project Exam Help


https://powcoder.com






## **Loading constants: LDR** → literal pool

• The literal pool method uses pre-indexed addressing (*PC* + *offset*) to reach the 32-bit constant.



- Limitations:
  - <offset> is 12-bit long: max of 4 KB jump in program space.
  - Fails if the END directive is > 4 KB from the LDR <rd>, =<constant>.





## **Loading constants: LDR** → literal pool

Example: literal pool does not work here:

```
AREA Example, CODE

ENTRY

BL func1

B stop

Func1

LDRASSIGNMent Project Exam Help

LDR r1, =0x55555555 ..... lit - port.

LDR r2, hups. // powcoder.com

ADD r0, r0, r2


ADD r0, r0, r2

END
```

- LDR r1, =0x55555555 fails, because END is (~ 4 KB + 8) away, exceeding the limit of pre-indexed addressing.
- What to do?




- Already using software (assembler) to re-write code... Take it a step further!
- The **LTORG** directive tells the assembler to build the current literal pool immediately, at where the LTORG appears.





- Already using software (assembler) to re-write code... Take it a step further!
- The **LTORG** directive tells the assembler to build the current literal pool immediately, at where the LTORG appears.


## Assembler step-2 (re-write) Signment Project Examp Help (Build Interal pool)





- Be careful where you use LTORG
  - The assembler simply replaces it with a DCD block.
  - Very important that the fetch circuit never enter this block by automatic PC stepping. Otherwise executing the constants as instructions.

#### Assignment Project Exam Help






- Best places for LTORG are:
  - 1. At the end of a subroutine; or ---- & MOV PC LR
  - 2. After unconditional branch instructions



#### Assignment Project Exam Help





## Loading constants: summary

- Use LDR <rd>, =<constant> to put any 32-bit constant into a register.
- Literal pools are generated at the end of each code section.
- The assembler will (in this order):
  - 1. If possible, replace with MOV or MVN.
  - 2. Check if the content is a large of the existing constant.
  - 3. Try to place the constant in the next literal pool.
  - 4. Generate an error if thetitips://powicedep.com.
- You can control the literal pool location with LTORG.

- LTORG usage:
  - Put LTORG after a subroutine or after an unconditional branch.
  - The LTORG must still be reachable within ± 4KB (PC-offset addressing limit).
    - ... bottom line: modularizing your code is a good thing.



- The starting address of a table / list / set of coefficients is needed to access the table / list / set.
- This address is stored in a register for pre-index / post-index addressing.
- Pseudo-instruction ADR <rd>, <a href="mailto:label"><a href="mailto:label">mailto:label"><a href="mailto:label">mailto:label"><a href="mailto:label">mailt <label> into register <rd>.

```
SRAM_BASE
                            EOU 0x40000000
                            AREA FILTER, CODE
                            ENTRY
                 Main
                            LDR r0, =#SRAM_BASE
                            MOV r3, r0
                            ADR r1, Image_data
Assignment Project Exam Help
                             BL filter
                            ALIGN
     Add We Chat to
                                        0x0002, 0x0003,0x0004
                                0x0005, 0x0006,0x0007, 0x0008
                            DCW 0x3ec5, 0x3537, 0x238e, 0x0c7c
                 Cosines
                            DCW 0xf384, 0xdc72, 0xcac9, 0xc13b
                             END
```




- The assembler replaces ADR <rd>, <label</li>
  - ADD <rd>, PC, #<offset> or SUB <rd>, PC, #<offset> (
  - <offset> Difference in byte(s) between the PC and the label.
  - PC Address of the instruction being fetched (8 bytes ahead of ADR).

#### Assignment Project Exam Help

• ADR frees us from having to manually track label addresses, letting the assembler update them automatically the silk powice com



The assembler computes the PC-relative offset for us.





• Q: what #offset would the assembler use when substituting ADR r1, DataArea?

```
AREA adrlabel, CODE READONLY
           ENTRY
Start
      Assignment Project Exam Help
stop
           https://powcoder.com
func
           ADR r1, DataArea → ADD r1, PC, ??
                                                 Execute (PC-8)
           Add WeChat powcoder
                                                  Decode (PC-4)
           MOV pc, lr
                                                  Fetch (PC)
           SPACE 8000
DataArea
           END
```



- Pseudo-instruction ADR is converted to real instruction ADD / SUB, with immediate addressing mode. Thus the **offset is limited to 255 words**.
- ADR fails if the label is > 255 words away from the PC. The assembler raises an error.
- How do we work around this limitation?

Assignment Project Exam Help

https://powcoder.com



- Solution: more instruction re-writing tricks ©
- Assembler replaces ADRL <rd>, <label> with two ADD / SUB instructions.

```
Assignment Project Exam Help

ENTRY

https://powcoder.com

stop

Add WeChat powcoder

func

ADR r0, Start ; SUB r0, PC, #16

ADR r1, DataArea ; ADD r1, PC, #4

ADRL r2, DataArea+4300 \rightarrow ADD r2, PC, #255

MOV pc, lr

ADR r2, r2, #4045

DataArea

SPACE 8000

END
```



# Loading addresses: ADR & ADRL

- Limitation: label used with ADR or ADRL must be in the same code section.
  - A code section is denoted by the AREA directive.
  - Sections are independent, named, indivisible chunks of code or data that are manipulated by the linker, which combines AREAs into a single program.

#### Assignment Project Exam Help

```
https://powcoder.com

Start stop Add WeChat powcoder

func ADR r0, Start ADR r1, DataArea ADR r2, DataArea+4300
MOV pc, lr

DataArea SPACE 8000
END
```



- The LDR instruction (previously for loading constants) can also load label addresses.
- The pseudo-instruction has the form: LDR <rd>, =<label>
- Unlike ADR and ADRL, LDR can load addresses outside the current section.
  - Achieved using literal pools.

Assignment Project Exam Help

https://powcoder.com



## Loading addresses: summary

- When loading label address into a register, if the label address is:
  - $\leq$  255 words away: use ADR  $\langle rd \rangle$ ,  $\langle label \rangle$ .
  - > 255 words: use ADRL <rd>, <label>.
- Use LDR <rd>, =<label> if:
  - 1. referencing labels sutside the numeric problem of the purific the first part of the first part of the purific the first part of the fir
  - 2. you know a literal pool will be created for the current code section

#### https://powcoder.com

Q: So complicated, why bother with these guidelines?

Add WeChat powcoder

Minimizing the amount of code expansion from pseudo-instructions, keeping the program small. Embedded systems have limited memory.


ADR 1 instr ADRL 2 instr

LDR =<|abel> 1 instr. + literal pool



## Translating C code to executable








#### Assembler

- A program that translates symbolic machine instructions into binary representation.
- Main tasks:
  - Reads and uses directives.
  - Replaces pseudo-instructions.
  - Produce machinessignment Project Exam Help

    » Encodes code and data as bit-blocks from symbolic instruction & declarations


    - » Maps labels into adhresses //powcoder.com
  - 4. Creates **object file** (\*.o files) a module.
    - » Contains relocation Afdronally resympton poly(s) and (pptionally) debugging information.





#### Linker


- A program that combines several object (.o) files into a binary file, executable by the hardware.
- Enable separate compilation of files (modules) changes to one file do not require recompilation of other files.
- Steps in linking:
  - Combine text (i.e code) segment Project Exam Help
  - Combine data segment from all of file, append to the end of the text segment. <a href="https://powcoder.com">https://powcoder.com</a>
    Resolve label references, e.g. labels from other code sections.





#### More directives

- Labels are not visible beyond the current module (\*.o file) by default.
- EXPORT / GLOBAL: declares that a label can be used by the Linker to resolve labels referenced in another module.
  - Makes functions, constants visible to other modules.
- IMPORT / EXTERN: tells the Assembler that the label is defined elsewhere and will be resolved by the Linker.
  - Allows externally defined functions, constants to be used. https://powcoder.com





#### This week

- Constants
- Pseudo-instructions
- Loading constants
- Loading addresses
- Assembler & linker Assignment Project Exam Help

https://powcoder.combodle:

Start working on Lab 5

Add WeChat powcoder end of your 3-hr lab)

Start doing Week 9 exercise

