

DESN2000: Engineering Design & Professional Practice (EE&T)

Assignment Project Exam Help

https://powcoder.com Week 4 Control do W& Control of the control o

David Tsai

School of Electrical Engineering & Telecommunications

Graduate School of Biomedical Engineering

d.tsai@unsw.edu.au



This week

- Introduction: controlling execution flow
- Condition code flags & conditional execution
- Branch instructions
 - Selection structures: if ... else ...
 - · Repetition structesignment Project Exam Help
 - Jump tables

https://powcoder.com

Add WeChat powcoder



Introduction: controlling execution

- High-level programming constructs:
 - 1. Sequence
 - 2. Selection if {...} then {...} else {...}
 - 3. Repetition while {...}
 - 4. Function int Assignment Project Exam Help
- Mapping these into assen the powcoder.com
 - 1. Sequence: PC automatically incremented by 4 bytes on each instruction fetch.
 - 2. Selection: two possibilities that powcoder
 - branch instructions
 - conditional execution (of most instructions)
 - 3. Repetition: using **branch instructions**.
 - 4. Functions: achieved through **branch instructions**.



Conditional flags & conditional execution





N (negative)

N = 1 when the most significant bit (MSB) of the ALU output is '1'. s_{31}

 $\bigcirc a_{31} \dots a_0$

Z (zero)

Z = 1 when the ALU output is zero. $\overline{s_{31}} \wedge \overline{s_{30}} \wedge \ldots \wedge \overline{s_0}$




- c (carry) Assignment Project Exam Help
 C = 1 when there is a carry out from the MSB. The C flag is also
 - changed by the shiftinherestiphowooder.com
- V (overflow)

V = 1 when the result cannot signed arithmetic operation. $c_{in} \oplus c_{out}$ by the result cannot be represented in 32 bits following a signed arithmetic operation.



| Cm | Court | V |
|----|-------|---|
| v | 0 | v |
| 0 | 1 | 1 |
| l | Ø | 1 |
| l | 1 | 0 |






Conditional flags & conditional execution

- Condition flags can be updated by:
- The 'S' option of data processing instructions: ADDS, MOVS, ...
- Flag-setting instructions: CMP, CMN, TST, TEQ.
- Shift operations (only update C flag). ROR , RRX
- Special instructions to edit the CPSR bits ASSIGNMENT Projects Examp Help


https://powcoder.com

Add WeChat powcoder





Flag setting instructions



• **CMP** (**compare**): compares 1st and 2nd operands by performing a subtraction, while setting the flags.

```
CMP R1, #10 * ; (R1-10) and sets the flags ; (R1-R0) and sets the flags ; (R1-R0) and sets the flags CMP R1, R0, LSL #3 ; (R1-R0×2³) and sets the flags Assignment Project Exam Help Svi
```

CMN (compare negative): Compares 1st operand with the negative of the 2nd operand, while setting the flags.
 https://powcoder.com

```
CMN R1, R0 ; (R1+R0) and sets the flags ; Ard drowe Chat powe oders
```

Assembler will replace CMP with CMN when appropriate, e.g. CMP R1, #-10 will be replaced by CMN R1, #10.



Flag setting instructions

• TST (test bits): logical AND between operands. Affects all but the V flag.

```
TST R1, #0x14 ; (R1 AND 0x14) and sets the flags TST R1, R0 ; (R1 AND R0) and sets the flags TST R1, R0, LSL#3 ; (R1 AND R0\times23) and sets the flags
```

• TEQ (test equivalence) Hogica XOR between operands. Affects all but the V flag.

TEQ can be used to check whether two values are the same.

```
TEQ R1, R0; (R1 XOR R0) and sets the flags (R1 XOR R0 × 23) and sets the flags Add WeChat powcoder
```



Flag setting instructions

Example 1. What are the condition flags after the last instruction?

```
ADDS R1, R1, R0
                  1111 ... 1110
```

• N=1 Z=0 C=1 VASSignment Project Exam Helps=1, non-zero, has carry-out, $C_{arry-in} \otimes carry-out = 0$

https://powcoder.com Example 2. What are the condition flags after the last instruction?



R1 - R2 = R1 + not(R2) + 1

Result characteristics:

Result characteristics:

MSB=1, non-zero, no carry-out, Carry-in \otimes carry-out = 1

- ARM instructions can execute conditionally.
- The condition is
 - specified with a two-letter suffix (next slide), e.g. EQ, CC, ...
 - tested against the CPSR flags.

- Example: repeat while ≠ 1

```
MOV r1, #10
loop ; do
SUBS r1, r1, #1 ; i = i-1
BNE loop ; while (i != 0)
```



Example: if-statement. The last two instructions are executed only if a == 5

```
CMP r0, #5; if (a == 5)
MOVEQ r0, #10
BLEQ fn ; fn(10)
```

Example: if ... else Assignment Project Exam Help

```
; X = 1 Add WeChat powcoder Example: if (... \parallel ...) statement.
```

```
CMP r0, #'A'; if (C == 'A'

CMPNE r0, #'B'; if (C == 'B')

MOVEQ r1, #1; y = 1

C evaluates logical operators left-to-right with short-circuiting (only check 2nd possibility if 1st is false).
```



NZCV

| | Field Mnemonic | Conditional code | Flags status | Meaning | |
|---|----------------|------------------|---|------------------|------|
| * | EQ | 0000 | Z set | Equal | |
| * | NE | 0001 | Z clear | Not Equal | zero |
| | HS/CS | 0010 | C Set | Unsigned ≥ | 2610 |
| | CC/LO | .0011 Pro | Ject Exam Hel | Unsigned < | |
| | MI ASS | | N set Exam He | Negative | |
| | PL | https://pow | N clear | Positive or zero | |
| | VS | Jiffhs.//bow | V set | Overflow | |
| | VC | Ollida WaCh | V clear at powcoder C set and Z clear | No overflow | |
| | HI | Aud Ween | C set and Z clear | Unsigned > | |
| | LS | 1001 | C clear and Z set | Unsigned \leq | |
| | GE | 1010 | N=V | Signed ≥ | |
| | LT | 1011 | N≠V | Signed < | |
| 4 | GT | 1100 | Z clear, $N = V$ | Signed > | |
| * | LE | 1101 | Z set, $N \neq V$ | Signed ≤ | |
| | AL | 1110 | Always | Default | |



Can combine the S bit with conditional execution:

```
ADDEQS r0, r1, r2
```

- Branching vs conditional execution; the CPU's branch penalty is at least 3 cycles.
 Assignment Project Exam Help
 The ARMCC (not GCC) compiler make extensive use of condition codes in an
- The ARMCC (not GCC) compiler make extensive use of condition codes in an optimization step called branch removal powcoder.com

Add WeChat powcoder



Branch instructions

- Two branch instructions:
 - **B** (branch): Regular branch. Often required to implement loops.
 - **BL** (**branch and link**): Branch to a new location, then return to the original location. The link register (LR or R14) is used to hold the return address. Used to implement subroutines and function calls.

Assignment Project Exam Help

• The branch instruction bit fields: https://powcoder.com

31 28 27 24 23 0

X X X X A old WeChat24-bit signed of set (PC + offset x 2²)

Condition flags in k mode

Address offset (PC + offset x 2²)




Branch instructions


- ARM address bus is 32-bit wide. How to specify 32-bit branch target address with 32-bit instruction? PC-relative addressing.
- Branch address = (current PC) + (offset x 2²).
- The 24-bit signed offset specifies the **word offset** from the current PC. The offset is multiplied by 4 during target address pomputation Exam Help
- 24-bits signed offset $\Rightarrow \pm$ 32MB limit for branch target.
 - Problem: cannot branktipere toward and PC.


Add WeChat powcoder


| 3 | 1 | | 28 | 27 | | | 24 | 23 | 0 |
|---|---|------------|----|----|---|---|----|----------------------|---|
| × | X | (X | Х | 1 | 0 | 1 | L | 24-bit signed offset | |





























Branch instruction: summary

- We have seen:
 - In cycle 3, the BL instruction is at the execution stage while instructions at 0x8004 and 0x8008 are being decoded and fetched, respectively. If the branch is taken, these two instructions should not proceed to execute and decode during cycle 4.
 - So whenever a branch is taken, the instructions already fetched and decoded are thrown away. Assignment Project Exam Help
 - Once BL is executed, CPU fetches the next instruction from the branch target address 0x8FEC.
 https://powcoder.com
- Additional house-keeping for linking:
 - In cycle 4, current PC Auch We Cishattre OW/60 (\$14) However, this is not the proper return address.
 - In cycle 5, LR is adjusted as LR 4, thereby pointing to the correct return address 0x8004.



Conditional branching

- B <label>: unconditional branch. Always taken.
- Conditional branch:
 - **BEQ** (branch of equal), **BNE** (branch if not equal)
 - Signed comparisons: BLT, BLE, BGT, BGE
 - Unsigned compatisories Reflected Exam Help
- Example: if V1 = 0xFFFFFFFA and V2= 0x0000FFFA

CMP V1, V2 BGT label1; branch iAdd WeCha


BHI label2 ; branch is taken

| https://powo | coderico | 1 00 ditional code | Flags status | Meaning |
|--------------------|-----------|---------------------------|---------------------|------------------|
| neeps.//pow | EQ | 0000 | Z set | Equal |
| | NE | 0001 | Z clear | Not Equal |
| Add WeCh | HI/ChOWCO | 0010pr | C Set | $Unsigned \geq$ |
| iAdd WeChais taken | CC/LPOWC | 0011 | C clear | Unsigned < |
| 13 CUKEII | MI | 0100 | N set | Negative |
| | PL | 0101 | N clear | Positive or zero |
| | VS | 0110 | V set | Overflow |
| | VC | 0111 | V clear | No overflow |
| | HI | 1000 | C set and Z clear | Unsigned > |
| | LS | 1001 | C clear and Z set | $Unsigned \leq$ |
| | GE | 1010 | N=V | $Signed \geq$ |
| | LT | 1011 | N≠V | Signed < |
| | GT | 1100 | Z clear, $N = V$ | Signed > |
| | LE | 1101 | Z set, $N \neq V$ | $Signed \leq$ |
| | AL | 1110 | Always | Default |



Selection structures

 Example: with the following integer variables and register assignments: f →V1, g→V2, h→V3, i→V4, j→V5
 Consider the following example.





Selection structures


• Example: with the following integer variables and register assignments:

 $f \rightarrow V1, g \rightarrow V2, h \rightarrow V3, i \rightarrow V4, j \rightarrow V5$ Consider the following example.

C code:

```
if (i == j)
   f = g + h; Assignment Project Exam Help
else
                                                        i == i
   f = g - h;
                                                                  false
                                               true
                   https://powcoder.com
ARM assembly:
                                                f = g + h
                                                              f = q-h
   CMP V4, V5
                   Add WeChat powcoder
    BEQ true
                                           False
    SUB V1, V2, V3
       exit
true
   ADD V1, V2, V3
```

• Q: can you make it more efficient?





exit

while loops:

Add WeChat powcoder



do ... while loops:

```
do {
    ...
    ...
    ...
    xxxx ; eval cond
} while (cond==true)

Assignment Project Exam Help
```


for loops: https://powcoder.com



Example: translate the following c program to assembly.

```
for (i = 0; i < 8; i++) {
    a[i] = b[7-i];
}</pre>
```

- Arrays a[] and b[] contain bytes. Array a[] has base address 0x40000000, located in the SRAM. Array b[SISIAM within the Grant Manhory Land DCB directives.
- Two considerations: the algorithms, memory arrangement.
 https://powcoder.com
- Algorithm: swapping elements between a[] and b[].
 Add WeChat powcoder





Index upwards

```
AREA Progloop, CODE, READONLY
             EQU 0x40000000 ← Define location of a[]
SRAM_BASE
             ENTRY
             MOV 70, #0 ment Project Exam Help ADR ri, arrayb ; toad base addr of bij into r1
             MOV r2, #SRAM_BASE ; load base addr of a[] into r2
                       https://powcoder.com
loop
             CMP r0, #8
            RSB r3, r0, #7 Weichit >= 10 finish finish
             LDRB r5, [r1,r3] ; load b[7-i]
             STRB r5, [r2,r0]; store to a[i]
             ADD r0, r0, #1 ; i++
             B loop
done
             B done 🚜
             DCB 0xA, 0x9, 0x8, 0x7, 0x6, 0x5, 0x4, 0x3 \leftarrow Place b[] at end of program space
arrayb
             END
```

Index upwards

```
AREA Progloop, CODE, READONLY
           EQU 0x40000000
SRAM_BASE
           ENTRY
                    gnment Project Exam Help rays into r1
           MOV 10, #0
           ADR ri, arrayb
                             ; load base addr of a into r2.
           MOV r2, #SRAM_BASE
                    https://powcoder.com
loop
           CMP r0, #8
          RSB r3, r0, #7 Weichit >= 10. finish
           LDRB r5, [r1,r3] ; load b[7-i]
           STRB r5, [r2,r0]; store to a[i]
           ADD r0, r0, #1 ; i++
           B loop
done
           B done
arrayb
           DCB 0xA, 0x9, 0x8, 0x7, 0x6, 0x5, 0x4, 0x3
           END
```

Set up mem. addresses



Index upwards

```
AREA Progloop, CODE, READONLY
           EQU 0x40000000
SRAM_BASE
           ENTRY
           MOV 40 #0 nment
                               Project Exam Help; load base addr of bij into r1
           ADR ri, arrayb
           MOV r2, #SRAM_BASE ; load base addr of a[] into r2
                     https://powcoder.com
loop
           CMP r0, #8
           RSB r3, r0, #7 Weight >= 10. finish
           LDRB r5, [r1,r3] ; load b[7-i]
           STRB r5, [r2,r0]; store to a[i]
           ADD r0, r0, #1 ; i++
           B loop
done
           B done
arrayb
           DCB 0xA, 0x9, 0x8, 0x7, 0x6, 0x5, 0x4, 0x3
           END
```



• Example: translate the following c program to assembly.

• The array a[] shousing removal twith the color to the same (production memory) using appropriate directives. All variables are integers.

https://powcoder.com

Add WeChat powcoder



Indexing upwards

```
AREA Progloop, CODE, READONLY
           ENTRY
           MOV r0, #0 ; i
           MOV Alssignmiehit Project Exam Help
           CMP r0, #6
loop
           BGE done https://powcoder.com
           LDR (r3) [r2, r0, LSL #2]
           ADD r1, r1 r3 move that powcoder
           ADD r0, r0, #1
           B loop -
done
           B done
           DCD -1,-2,-3,-4,-5,-6
                                      Place a[] at end of program space, note 'D' for 32-bit width
arraya
           END 1
```

Indexing upwards

```
AREA Progloop, CODE, READONLY
           ENTRY
           MOV r0, #0 ; i
           MOV Als stonnie tit Project Exam Help
           CMP r0, #6
loop
           BGE done https://powcoder.com
           LDR r3, [r2, r0, LSL #2]
           ADD r1, r1 WeChat powcoder ADD r0, r0, #1
           B loop
done
           B done
           DCD -1, -2, -3, -4, -5, -6
arraya
           END
```



Indexing upwards

```
AREA Progloop, CODE, READONLY
             ENTRY
            MOV r0, #0 1; i
            MOV Als stonhiefft Project Exam Help
                                                         Most instr.: 1 cycle
            CMP r0, #6 1 Most instr.: 1 of BGE done https://powcoder.com B/BL: 3 cycles
loop
                                                         Memory access: 3 cycles
            LDR r3, [r2, r0, LSL #2]
            ADD r1, r1 WeChat powcoder ADD r0, r0, #1
             B loop
done
             B done
            DCD -1,-2,-3,-4,-5,-6
arraya
             END
```

Q: how many CPU cycles does this summation code use?

Cycles =
$$3 + (10 * 6 repetitions) + 4 = 67$$



More branch removal

Example: translate the following c program to assembly.

```
if (var == '!' || var == '?')
    found++;
```

The variables var and found correspond to registers R0 and R1, respectively.

Assignment Project Exam Help

```
Standard implementation:

TEQ R0, #'!'

BEQ true
TEQ R0, #'?'

ADD EQ true
B exit

true
ADD R1, R1, #1

exit
```



Case selection structure

Switch case statements:

```
switch (k) {
   case 0:
       f=i+j; break;
   case 1:
       f=g+h; Assignment Project Exam Poly, v2, v3
   case 2:
       f=g-h; break;
   case 3:
       f=i-j; break;
```

Nested if ... else ladder:

```
if (k==0)
    f=i+j;
elseif (k==1)
    f=q+h;
elseif (k==2)
    f=q-h;
elseif (k==3)
    f=i-j;
```

```
Assuming f \rightarrow V1, i \rightarrow V2, j \rightarrow V3,
g\rightarrow V4, h\rightarrow V5, k\rightarrow V6
```

```
CMP v6, #0
                                          : k==0?
                           BNE L1
                          B exit
https://powcoder.com/ BNE L2
                                          ; k==1?
                          ADD v1, v4, v5
Add WeChat powcodes exit
               L2
                           CMP v6, #2
                                          ; k==2?
                           BNE L3
                           SUB v1, v4, v5
                         B exit
                                          ; (k==3?
               L3
                           CMP v6, #3
                           BNE exit
                           SUB v1, v2, v3
                exit
```

If no match: 4 branches... very inefficient



Efficient case selection structure: jump table


- General strategy: avoid branch instruction, index to target code by changing the PC.
- Implementation:
 - 1. Check whether the controlling variable is within range $(0 \le V6 \le 3)$:

```
CMP V6, #0
BLT exit
CMP V6, #3
BGT exit
Assignment Project Exam Help
```

- 2. Implement the code for each case as separate code block with a label.
- 3. Put these labels into a table using the DCD directive and load the starting address of this table into a base register using the ADR instruction.
 4. Change the PC using LDR with this base register and the controlling variable as the
- Change the PC using LDR with this base register and the controlling variable as the offset.



Efficient case selection structure: jump table



Efficient case selection structure: jump table

```
AREA jumpexample, CODE, READONLY
           EQU 2
num
           ENTRY
           MOV
                               : case selection
start
                 r0, #0
                 r1, #3
           MOV
                                ; op1
           MOV
                 r2, #2
                                ; op2
                 Arsithfunchent; Pub reet (aldx aim 1 H6-14)
           BL
stop
                 stop
                 ro, #https://powcoder.com
                                                           switch (r0)
           CMP
arithfunc
                        ; return if r0 >= #num
           MOVHS pc, lr
                                                               case 0:
                 r3, jangedbie eChat powcoder
           ADR
                                                                  return r1+r2;
                                                               case 1:
           LDR
                 pc, [r3, r0, LSL #2]
                                                                  return r1-r2;
                 doAdd, doSub
jumptable
           DCD
doAdd
           ADD
                 r0, r1, r2
           MOV
                 pc, lr
                        ; return
                 r0, r1, r2
doSub
           SUB
           MOV
                 pc, lr
                                ; return
           END
```





This week

- Introduction: controlling execution flow
- Condition code flags & conditional execution
- **Branch** instructions
 - Selection structures: if ... else ...
 - Repetition structers ignment Project Example on Lab
 - Jump tables

In Moodle:

- **Start working on Lab**
 - **Start doing Week 4 exercise**

https://powcoder.com

Add WeChat powcoder



References

[1] William Hohl, ARM Assembly Language: Fundamentals and Techniques, CRC Press, 2015 (2nd Edition).

[2] ARM Architecture Reference Manual.

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

