



DESN2000: Engineering Design & Professional Practice (EE&T)

Assignment Project Exam Help

<https://powcoder.com>

Week 2

Data processing operations and memory access

Add WeChat powcoder

David Tsai

School of Electrical Engineering & Telecommunications

Graduate School of Biomedical Engineering

d.tsai@unsw.edu.au



This week

- ARM data processing operations
 - Arithmetic instructions
 - Data move instructions
 - Logic instruction
 - Shifts and rotate options
 - Multiplication
- Memory access instructions
 - Load-store architecture
 - ARM load and store operations
 - Addressing modes
 - Load / store in byte and halfword levels
 - Endianness
 - Load and store multiple

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

ARM data processing instructions

- Data processing instructions:
 - Arithmetic operations ADD, SUB, ADC,...
 - Comparison CMP, CMN, TST, TEQ
 - Logical operations AND, EOR, ORR, BIC,...
 - Data movement MOV, MVN
- Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

ARM data processing instructions

- 4-field instruction format: `<opcode> <destination> <source 1> <source 2>`
 - Opcode name of the operation
 - Destination destination; a register
 - source 1 1st source; a register
 - source 2 2nd source; a register, shifted register, or an immediate
- Source 2 – shifted register: Shifting an immediate can be:
 - Immediate value: 5-bit unsigned number
`add a1, v1, v3, lsl #3`
 - Specified in the lowest-8-bits of another register
`add a1, v1, v3, lsl v4`
- Source 2 – immediate:
 - Must be representable by an 8-bit number, optionally right-rotated an even number of bits:
`add a1, v1, #5 ; permitted`
`add a1, v1, #0xFE00 ; permitted`
`add a1, v1, #0xFEA3 ; not permitted`

Arithmetic instructions: add / subtract

- Examples: assuming variables A, B, C, D, E correspond to registers V1, V2, V3, V4, V5, respectively.

- $E = (A + B) - (C + D)$

ADD V5, V1, V2

ADD A1, V3, V4 ; use intermediate register A1

SUB V5, V5, A1

- $E = (A+B+C) - 2 \times D$

ADD V5, V1, V2

ADD V5, V5, V3

SUB V5, V5, V4, LSL #1

- $E = -A = 0 - A$ (use reverse subtraction, RSB)

RSB V5, V1, #0

- Use ADDS, SUBS if you want to save the condition code flags.

CPSR

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
N	Z	C	V	Do not modify / Read as Zero														I	F	T	M	M	M	M	M						

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

barrow shifter.

$V5 = 0 - V1$

ε

ε

Arithmetic instructions: add / subtract

- Add /subtract with carry:

- ADC add with carry
- SBC subtract with carry
- RSC reverse subtract with carry

- Examples:

ADC V1, V2, V3 ; V1 = V2 + V3 + C
SBC V1, V2, V3 ; V1 = V2 + !V3 + C
RSC V1, V2, V3 ; V1 = V3 + !V2 + C

Using adder circuit for subtraction:

$$A - B = A + \text{not}(B) + 1$$

Setting carry with subtraction:

$$\text{If } A \geq B \Rightarrow C=1$$

$$\text{If } A < B \Rightarrow C=0$$

- Useful for 64-bit arithmetic.


Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Arithmetic instructions: add / subtract

64-bit addition:




64-bit number 1

64-bit number 2

Sum

64-bit subtraction:



64-bit number 1

64-bit number 2

Difference

Add WeChat powcoder

ADDS R4, R0, R2
ADC R5, R1, R3

SUBS R4, R0, R2
SBC R5, R1, R3

Data move instructions

- Moving data between regs?

`ADD V1, V2, #0 ; V1 ← V2`

- Alternatively, `MOV` instruction can be used.

`MOV V1, V2 ; V1 ← V2`

- The second operand can be an immediate (8-bit constraint), register or a shifted register.

<https://powcoder.com>

- Wait a jiffy (no-operation; nop)?

`MOV V1, V1`

Assignment Project Exam Help

Add WeChat powcoder

Data move instructions

- MVN (move negative) moves the complement of the source operand into the destination register.

```
MOV V1, #0xA3      ; V1 = 0x000000A3  
MVN V2, V1          ; V2 = 0xFFFFF5C
```

- MVN can be used to load -1 into a register.

```
MVN V1, #0          ; V1 = 0xFFFFFFFF = -1
```

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Logical instructions

- Logic instructions perform bit-wise logical operations associated with registers: AND, ORR, EOR, BIC
- Instruction format: `<opcode> <destination> <source 1> <source 2>`
 - Opcode name of the operation
 - Destination destination operand (register)
 - source 1 1st source, a register
 - source 2 2nd source, a register, shifted register, or an immediate
- Examples:
 - AND V1, V2, V3
 - AND V1, V2, V3, LSL #2
 - AND V1, V2, V3, LSL A1
 - AND V1, V2, #0xF3

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

#F300 ✓

#F3A1 X

Logical instructions: AND

- `AND V1, V2, V3` \Rightarrow `V1 = V2 AND V3`

- Recall:

`A AND 0 = 0`

`A AND 1 = A`

- Bit-wise AND operation can be used to create a bit-mask.

- Example: if register V1 contains:

~~1011 0110 1011 1001 1010 1110 0110 1010~~

to extract bits 4-11, we can use the following mask:

0000 0000 0000 0000 0000 1111 1111 0000

`AND V1, V1, #0xFF0`

A	B	A and B
0	0	0
0	1	0
1	0	0
1	1	1

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Logical instructions: BIC

- Bit clear (BIC) is used to set certain bits to zero (and leaving other bits unchanged) in a register.
- `BIC V1, V2, V3` $\Rightarrow V1 = V2 \text{ AND } (\text{NOT } V3)$
- Bits of source-1 operand (V2) in places where source-2 operand (V3) has ones will be cleared.

- Example: suppose V1 has:

1010 1100 1010 0001 1000 0011 1100 1110

To isolate the upper 24 bits of V1, can do a bit-clear with mask

0000 0000 0000 0000 0000 0000 1111 1111

`BIC V1, V1, #0xFF`

Assignment Project Exam Help

set to zero

<https://powcoder.com>

Add WeChat powcoder

0xFF

Logic Instruction – ORR, EOR

- ORR: bit-wise logical OR operation
- EOR: bit-wise logical XOR operation

- Recall:

$A \text{ OR } 0 = A$

$A \text{ OR } 1 = 1$

$A \text{ XOR } 1 = \text{NOT } A$

$A \text{ XOR } 0 = A$

$A \text{ XOR } A = 0$

`ORR V1, V1, #0xFF`

`ORR V1, V1, V2`

`ORR V1, V1, V2, LSL #2`

`ORR V1, V1, V2, LSL V3`

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

A	B	A OR B
0	0	0
0	1	1
1	0	1
1	1	1


... exclusive
OR

A	B	A ⊗ B
0	0	0
0	1	1
1	0	1
1	1	0

Shift and rotate operations

- Shifting operation is embedded in almost all data processing instructions.
- Performed by the barrel shifter in the data path.

- ARM shift and rotate operations:
 - LSL Logical shift to the left
 - LSR Logical shift to the right
 - ASR Arithmetic shift to the right
 - ROR Rotate right
 - RRX Rotate right through carry



- Only source-2 operand can be shifted. The shifting amount is specified as an immediate (5 bits) or in another register.

Shift and rotate operations


- Logical shift left (LSL) examples:
`mov a1, v1, lsl #8 ; a1 := v1 << 8-bit`
`mov a1, v1, lsl v2 ; a1 := v1 << v2-bits`

← 1001 0010 0011 0100 0101 0110 0111 1000
 0011 0100 0101 0110 0111 1000 0000 0000

Assignment Project Exam Help

- Sets C to the value of the last bit to fall off the end of the shift. But this detail is not often significant.

<https://powcoder.com>
 CPSR
 Add WeChat powcoder



Shift and rotate operations

- Logical shift right (LSR) examples:

```
mov a1, v1, lsr #8 ; a1 := v1 >> 8-bit
mov a1, v1, lsr v2 ; a1 := v1 >> v2-bits
```

<<

>>


1001 0010 0011 0100 0101 0110 0111 1000 →
0000 0000 0101 0110 0111 1000 0000 0000

Assignment Project Exam Help

- Sets C to the value of the last bits fall off the end of the shift. But this detail is not often significant.

<https://powcoder.com>
 CPSR

Add WeChat powcoder



Shift and rotate operations

- Arithmetic shift right (ASR) examples:

```
mov a1, v1, asr #8 ; a1 := v1 >> 8-bits
                  ; a1[31:24] := v1[31]
```


#1 -ve

```
1001 0010 0011 0100 0101 0110 0111 1000
1111 1111 1001 0010 0011 0100 0101 0110
```

#2 +ve

```
0001 0010 0011 0100 0101 0110 0111 1000
0000 0000 0001 0010 0011 0100 0101 0110
```


```
mov a1, v1, asr v2 ; a1 := v1 >> v2-bits
                  ; a1[31:24] := v1[31]
```



Assignment Project Exam Help -ve

<https://powcoder.com>


Add WeChat powcoder



Shift and rotate operations

- Rotate right (ROR) examples:


```
mov a1, v1, ror #8 ; a1 := v1 >> 8-bits  
                  ; a1[31:24] := v1[7:0]
```



```
mov a1, v1, ror v2 ; a1 := v1 >> v2-bits  
                  ; a1[31:(31-v2)] := v1[v2:0]
```

<https://powcoder.com>

Add WeChat ^{PSR} powcoder




Shift and rotate operations

- Rotate right through carry (RRX) example:
`mov a1, v1, rrx ; a1 := v2 >> 1-bit`
`; a1[31] := C-flag`
`; C-flag := v1[0]`
- Rotation happens through the carry flag in CPSR. Rotate by 1-bit only.

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat ^{PSR}powcoder



Shift and rotate operations

Q: Isolate the second byte of register V1 and move it to the first byte of V1.

← 32 bits.

Option 1: by bit-masking then shifting
`AND V1, V1, #0xFF00`
`MOV V1, V1, LSR #8`

Assignment Project Exam Help
<https://powcoder.com>

Option 2: shift left (zero-fill right) then shift right (zero-fill left)

`MOV V1, V1, LSL #16`
`MOV V1, V1, LSR #24`



Multiplication

MUL

- Multiplication is expensive (clk cycles, power and circuit complexity).
- Multiplication by a constant may be achieved by shifting and add / sub.
- Examples: assuming variables A and B corresponds to registers V1 and V2, respectively.

1. $B = 5 \times A = (2^2 + 1)A = 2^2A + A$

ADD V2, V1, V1, LSL #2

2. $B = 105 \times A = (15 \times 7)A = (2^4 - 1)(2^3 - 1)A$

RSB V2, V1, V1, LSL #4

RSB V2, V2, V2, LSL #3

- Reverse subtract without carry, syntax:

RSB <Rd>, <Rn>, <operand2>

Rd = operand2 - Rn

Useful because ALU operations permissible on operand2.

- $2^4 - 1$ achieved by LSL #4, then RSB reverse-subtracting 1.
- $2^3 - 1$ achieved by LSL #3, then RSB reverse-subtracting 1.


Load-store architecture

- Data processing instructions only work on registers.
Must move memory-based data to register first, before processing.
- Remember:
 - Memory is organized as 8-bit blocks
 - Registers are 32-bits wide.
 - 32-bit data bus and 32-bit address bus.

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Addressing modes

→ $\left. \begin{array}{l} ++i \\ i++ \end{array} \right\} i = i + 1$

- **Pre-indexed** $++\text{address}$
 - offset is added to the base register **before** the load / store.
 - The load/store takes place at the address pointed by (base + offset).
 - Optionally updates the base register with new address.

Assignment Project Exam Help

- **Post-indexed** $\text{address}++$
 - offset is added to the base **after** the load / store.
 - The load/store happens at the address pointed by the base register.
 - **Always** updates the base register with new address.

<https://powcoder.com>

Add WeChat powcoder

Pre-indexed load / store

- Syntax: `<opcode>{<cond> <rd> [<rn>, <offset>] {!}}`
 - opcode **LDR** (loading a word) and **STR** (storing a word).
 - Cond Optional conditional execution.
 - Rd Destination register for LDR and source register for STR.
 - Rn Base register.
 - Offset Offset from the base register: an immediate, a register, or a shifted register.
 - ! Optionally write effective address (base + offset) back to the base register.
- Load/store operation happens at the effective address (rn + offset).

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Pre-indexed load / store - examples

- `LDR V1, [V2, #12]`
A word located at the effective address $V2 + 12$ is loaded into register V1.
- `LDR V1, [V2, #12]!`
A word located at the effective address $V2 + 12$ is loaded into register V1 and the base register V2 is updated to $V2 + 12$.
- `LDR V1, [V2, V3]`
A word located at the effective address $V2 + V3$ is loaded into register V1.
- `LDR V1, [V2, V3, LSL #1]`
A word located at the effective address $V2 + 4 * V3$ is loaded into register V1 and the base register V2 is updated to $V2 + 4 * V3$.

← ... addr $V2 + 12$: $V1 = V2[12]$; $V2 = V2 + 12$;

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

$V2$ updated:
 $V2 = V2 + (V3 \ll 2)$

`LDR V1, [V2, #12]`
→ V2 stays the same.
`LDR V1, [V2, #12]!`
→ $V2 = V2 + 12$

Post-indexed load / store

- Syntax: `<opcode>{cond} <rd> [<rn>], <offset>`
 - Opcode **LDR** (loading a word) and **STR** (storing a word).
 - Cond Optional conditional execution.
 - Rd Destination register for LDR and source register for STR.
 - Rn Base register. The address where load/store occurs.
 - Offset Added to base after load/store: immediate, register, or a shifted register.
- Load/store happens at the address in
- $(rn + offset)$ becomes the base register for the next load/store.

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Post-indexed load / store - examples

#1 loading mem.

- `LDR V1, [V2], #12` *#2 addr update : $V2 = V2 + 12$*

A word located at the effective address given by V2 is loaded into register V1, then base register V2 is updated to $V2 + 12$.

- `LDR V1, [V2], V3`

A word located at the effective address given by V2 is loaded into register V1, then base register V2 is updated to $V2 + V3$.



- `LDR V1, [V2], V3, LSL #3`

#2 addr update : $V2 = V2 + V3 \times 8$

A word located at the effective address given by V2 is loaded into register V1, then base register V2 is updated to $V2 + 8 \times V3$.

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Load / store examples - C to assembly

- Compile C code: $C = A + B$
- All variables are integers (words) located in memory locations having the following offsets from the base address 0x4000:

A: offset*0

B: offset*4

C: offset*8

RAM] 32 bits 4 consecutive bytes



Assignment Project Exam Help

MOV V1, #0x4000 ; base address in V1

LDR V2, [V1]

LDR V3, [V1, #4]

ADD V2, V2, V3

STR V2, [V1, #8]

<https://powcoder.com>

Add WeChat powcoder

Load / store examples - C to assembly

- Compile C code: `G = F + my_array[i]`
 - All variables are integers. G and F correspond to registers V1 and V2, respectively. Base address for my_array (i.e. address of my_array[0]) is in register V3. Array index i is in register V4.

- Using pre-indexed addressing:

`LDR A1, [V3, V4, LSL #2] ; load my_array[i]`
`ADD V1, V2, A1 ; perform addition`

- Using post-indexed addressing:

`→ ADD V3, V3, V4, LSL #2`
`→ LDR A1, [V3] ; load my_array[i]. V3 now points to my_array[i]`
`→ ADD V1, V2, A1 ; perform addition`

Load / store in byte & halfword

- Load/store can happen at halfword or byte level.

🕒 Variants of load:

- LDR loading a word
- LDRB loading a byte
- LDRSB loading a signed byte
- LDRH loading a halfword
- LDRSH loading a signed halfword

🕒 Variants of store:

- STR storing a word --- 32 .
- STRB storing a byte --- 8
- STRH storing a halfword --- 16

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Load / store in byte & halfword

- This loads / stores the register's least-significant-byte.
- Example: loading a byte from ~~the~~ memory to a register.

Example: loading a byte from memory to a register.

```
LDRB A1, [V1, #2] ; V1 + 2-byte offset
LDRB A1, [V1, V2]
LDRB A1, [V1, V2, LSL #1] ; OK: V1 + V2*2
```

Handwritten notes in red:

- ↓ (pointing to the first instruction)
- $V1 + 2$ (above the first instruction)
- pre-index (above the first instruction)
- Assignment Project Exam (overlaid on the bottom instruction)


LDRB A1, [V1]

LDRB A1, [V1, #0]

- Use STRB to store.

<https://powcoder.com>

Add WeChat powcoder



Load / store in signed byte & halfword

2's comp. arith.


- Performs automatic sign bit extension
- Example: loading a signed byte from memory to a register.

```
LDRSB A1, [V1, #2] ; V1 + 2-byte offset  
LDRSB A1, [V1, V2]  
LDRSB A1, [V1, V2, LSL, #1] ; illegal, not supported
```

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Load / store in byte & halfword

- Compile C code: $G = F + \text{my_array}[8]$ ←
 • G and F correspond to registers V1 and V2, respectively. Base address for my_array (i.e. address of my_array[0]) is in register V3 and my_array is of type unsigned char.

$\xrightarrow{\text{base}} \text{LDRB } A1, [V3, \#8]$ ←
 $\xrightarrow{\text{offset}} \text{ADD } V1, V2, A1$

Assignment Project Exam Help


- Compile C code: $G = F + \text{my_array}[8]$
 • G and F correspond to registers V1 and V2, respectively. Base address for my_array (i.e. address of my_array[0]) is in register V3 and my_array is of type char.

$\xrightarrow{\text{base}} \text{LDRSB } A1, [V3, \#8]$ ←
 $\xrightarrow{\text{offset}} \text{ADD } V1, V2, A1$

Add WeChat powcoder

~~X 2's comp~~ 8 bits
~~X~~ → LDRB

2's comp 8 bits
 → LDRSB



C: 16 bits → short.

Load / store in byte & halfword

- Compile C code: `G = F + my_array[8]`
 - G and F correspond to registers V1 and V2, respectively. Base address for my_array (i.e. address of my_array[0]) is in register V3 and my_array is of type unsigned short

LDRH A1, [V3, #16]
ADD V1, V2, A1

← "short" is twice the size of "char" so
offset twice the amount (8 x 2 = 16)

X 2's comp 16 bits

⇒ LDR H

Assignment Project Exam Help

- Compile C code: `G = F + my_array[8]`
 - G and F correspond to registers V1 and V2, respectively. Base address for my_array (i.e. address of my_array[0]) is in register V3 and my_array is of type short.

LDRSH A1, [V3, #16]
ADD V1, V2, A1

<https://powcoder.com>

Add WeChat powcoder

✓ 2's comp. 16 bits

⇒ LDRSH


Endianness

- Specifies the order of bytes stored in the memory.
- Little-endian:** the least significant byte of register is stored at the lowest memory address.
- Big-endian:** the least significant byte of register is stored at the highest memory address.
- ARM is little-endian by default.

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Assembly examples

- Adding elements in an array
- Let $A[]$ be an integer array (each element is 32 bits). The base address (i.e. the address of $A[0]$) is in register A1. Compute:

$$\sum_{i=x}^{x+n-1} A[i]$$

temp var. ↗

and store the result in register V1. Starting index x is in register A2 and number of terms $n \geq 2$ is stored in register A3. You should use post-indexed addressing mode.

<https://powcoder.com>

Add WeChat: powcoder

```

→ ADD A1, A1, A2, LSL #1 ; address of A[x] ... start
→ ADD A3, A1, A3, LSL #2 ; address of A[x+n] ... end
→ MOV V1, #0 ; initialize the sum

loop:
    LDR A4, [A1], #4 ; load A[i++]
    ADD V1, V1, A4 ; summation
    → CMP A1, A3 ; check whether i=x+n
    BLT loop ; repeat while i<x+n
    
```

label. → loop

goto less-than.

start (x4)

(x4)

Assembly examples

- Type casting

- Consider the following C statements:

```
int Var1; *  
char Var2; *  
Var1 = (int) Var2;
```

signed (2's comp)



Assignment Project Exam Help

- If registers V1 and V2 hold the base addresses for Var1 and Var2, respectively, the above C code is equivalent to:

Sign ext. #1 byte

```
LDRSB A1, [V2]  
STR A1, [V1]
```

<https://powcoder.com>

Add WeChat powcoder


Load / store multiple, with address update

- The following code

```
str a1, [v1], #4  
str a2, [v1], #4  
str a3, [v1], #4  
str a4, [v1], #4
```

can be done with STMIA (store multiple, **increment after**):

```
stmia v1!, {a1-a4}
```



Assignment Project Exam Help

<https://powcoder.com>


- The following code

```
str a1, [v1, #4]!  
str a2, [v1, #4]!  
str a3, [v1, #4]!  
str a4, [v1, #4]!
```

Add WeChat powcoder

Can be done with STMIB (store multiple, **increment before**):

```
stmib v1!, {a1-a4}
```



Ordering doesn't matter, the lowest numbered register maps to the lowest mem address

Load store multiple, no address update

- The following code

```
str a1, [v1]
str a2, [v1, #4]
str a3, [v1, #8]
str a4, [v1, #12]
```

can be done with STMIA (store multiple, **increment after**):

```
stmia v1, {a1-a4}
```

a1	0x100
a2	0x104
a3	0x108
a4	0x10C

Assignment Project Exam Help

<https://powcoder.com>

- The following code

```
str a1, [v1, #4]
str a2, [v1, #8]
str a3, [v1, #12]
str a4, [v1, #16]
```

can be done with STMIB (store multiple, **increment before**):

```
stmib v1, {a1-a4}
```

a1	0x100
a2	0x104
a3	0x108
a4	0x10C

Add WeChat powcoder

This week

- ARM data processing operations
 - Arithmetic instructions
 - Data move instructions
 - Logic instruction
 - Shifts and rotate options
 - Multiplication
- Memory access instructions
 - Load-store architecture
 - ARM load and store operations
 - Addressing modes
 - Load / store in byte and halfword levels
 - Endianness
 - Load and store multiple

In Moodle:

- Start working on Lab 1
(Due: end of your 3-hr lab)
- Start doing Week 2 exercise

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

References

- [1] William Hohl, ARM Assembly Language: Fundamentals and Techniques, CRC Press, 2015 (2nd Edition).
- [2] ARM Architecture Reference Manual.

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder