Lecture Topics

- Programmable interrupt controller (PIC)
 - motivation & design
 - hardwatesforgrament Project Exam Help
 - Linux abstraction of PIC https://powcoder.com

Add WeChat powcoder

ECE391 EXAM 1

- EXAM 1 March 2 (Tuesday);
 - UIUC students: 6:00pm to 8:00pm; Illinois time (or CST)
 - ZJUI students: 8:00pm to 10:00pm: China time (which is 6:00am to 8:00am lilihois time)
 - Detailed instructions will be prayided soon
- Conflict Exam WeChat powcoder
 - Deadline to request conflict exam: Friday February 26 (by email to: kalbarcz@Illinois.edu)
- Exam 1 Synchronous Review Session in collaboration with HKN
 - Saturday February 27; 8:00pm; (Illinois time)
 - Zoom link will be provided later this week


ECE391 EXAM 1

- Topics covered by EXAM 1
 - Materia covered in lectures (Lecture1 Lecture10)
 - x86 Assembly Assignment Project Exam Help
 C-Calling Convention

 - Synchronizations://powcoder.com
 - Interrupt control (using PIC)
 - Material covered dn Wiscussian powcoder
 - MP1

NO Lecture on Tuesday, March 2

PIC Motivation and Design



- How do we connected to the programment of the programment
- An OR gate? why not? WeChat powcoder
 - who writes the vector #?
 - possible to build arbiter, but...
 - what if more than one raised interrupt?
 - extra work for processor to query all devices
 - must execute interrupt code for device that raised interrupt
 - could have been more than one device
 - no way to tell with OR gate

PIC Motivation and Design (cont.)


- not all devices support query
 - many devices too simplistic to support query.
 Assignment Project Exam Help
 and operations (e.g., reading from port) may not be idempotent

https://powcoder.com

 nice to have concept of priority and preemption, i.e., interrupting and here Chatham wooder

8259A

Programmable Interrupt Controller (PIC)



Logical Model of PIC Behavior

- Watch for interrupt signals
 - from up to eight devices
 - one intering in ment Project Exam Help

https://powcoder.com

- Using internal state
 - track which devices/input lines
 - are currently in service by processor
 - i.e., processor is executing interrupt handler for that interrupt


- When a device raises an interrupt
 - check in signment Project of am Helpe interrupts
 - if not, do nothing https://powcoder.com
 - if so
 - · report the Agads Wrecithats powed decressor
 - mark that device as being in service

- When processor reports EOI (end of interrupt) for some interspret Project Exam Help
 - remove the interrupt from the in-service mask https://powcoder.com
 check for raised interrupt lines
 - - · that should And de Wheth at oper coder

- Protocol for reporting interrupts
 - PIC raises INTR Assignment Project Exam Help
 - processor strobes INTA' (active low) repeatedly
 - creates cylaters: /powooderctoom data bus
 - (must follow spec timing! PIC is not infinitely fast!)
 Add WeChat powcoder
 processor sends EOI with specific combinations of A & D inputs (A is from address bus, D is from data bus)


8259A

Programmable Interrupt Controller (PIC)




- What about A, CS', RD', and WR'?
 - A = address match for ports Assignment Project Exam Help
 - CS' = chip select (does processor want PIC to read/write?)
 - RD' and WRhttps://powsedersepspoint of view
 - RD' = processor will read data (vector #) from PIC Add WeChat powcoder
 - WR' = processor will write data (command, EOI) to PIC

- Map to ports 0x20 & 0x21
 - given ADDR bus
 - logic to Agrigante A Projecto Ekam Help




- Remember
 - the PIC is asynchronous!
 - all interactions have timing constraints 000 0 000 0 001 0 000
 - see specifications for details




 $0x20 \Rightarrow 0000\ 0000\ 0010\ 000\ 0$

0x21 => 0000 0000 0010 000 1

- What about SP' & CAS?
- Are eight devices enough? No? What then?
 - hook 2, Assignment Project Exam Help [same problem as before!]
 - design a big PIC? https://powcoder.com [waste of transistors; not cheap in 8259A era]
 - design several PICs?
 [waste of humans: (and production costs)]
- Better answer: cascade



Cascade Configuration of PICs



PIC (cont.)

- Previous figure showed x86 configuration of two 8259A's
 - master 8259A mapped to ports 0x20 & 0x21
 - slave 82534 grannendtt Project Exant Help
 - slave connects to IR2 on master https://powcoder.com
- Question Add WeChat powcoder
 - prioritization on 8259A: 0 is high, 7 is low
 - what is prioritization across all 15 pins in x86 layout?
 - (highest) M0...M1...S0...S7...M3...M7 (lowest)

PIC (cont.)

- In Linux (initialization code to be seen shortly)
 - master Assignmento Project's Exam Help
 - slave IR's mapped to vector #'s 0x28 0x2F
 https://powcoder.com
 remember the IDT?

Add WeChat powcoder