ECS 150 - The Kernel Abstraction

Prof. Joël Porquet-Lupine

Assignment Project Exam Help
UC Davis - 2020/2021


https://powcoder.com

Add WeChat powcoder



Process definition

A process is a program in execution



Lack of protection Memory Multiple processes can be loaded in memory Stack and run concurrently kernel **Issues** Heap OS Buggy process Data Crash other processes Instructions Crash the OSAssignment Project Exam Help Hog all the resource Stack Malicious process https://powcoder.com Heap Solution Data Redefine process abstraction WeChat powcede: Instructions • Include notion of protection Stack Military defense

Heap

Data


Instructions

Process RE-definition

A process is a program in execution, running with limited rights

Protected execution

- Memory segments process can access
- Other permissions process has
 - E.g., what files it can access
 - o Based on processignment Broject Exam Helpfficient use of



But efficient


- Restricting rights must not hinder functionality
 - hardware
- Communication with OS and between processes is safe

Limited privilege execution

Interpreted execution

- Basic model in interpreted languages
 - Javascript, Python, etc.
- Emulate each program instruction
 - If instruction is permitted, then perform it
- Otherwise, stap process
 But execution quite slow...

 Project Exam F




Hardware

https://powcoder.com

Native execution

Add WeChat powcoder

- Run unprivileged code directly on the CPU
 - Very fast execution
- But safe execution needs specific hardware support...



Concept

- Distinct execution modes supported directly in hardware
 - Indicated by a bit in processor status register (e.g., 0 or 1)
 - Can be more than one mode on some processor architectures

Kernel mode

Execution with full privileges on the hardware

• Read/write tassignment Project Exam Help

Access to any I/O device

• Read/write to any distreptor.//powcoder.com


Send/receive any packet

• Etc.

Add WeChat powcoder

User mode

- Limited privileges on the hardware
 - As granted by the operating system



Hardware support

Privileged instructions

- Potentially unsafe instructions prohibited when in user mode
- Only available in kernel mode

Memory protection

- Memory accesses outside of process' memory limits prohibited
 Prevent process from overwriting kernel sor other processes in


Timer interrupts

- https://powcoder.com
 Kernel periodically regains control on CPU
- Prevent running process from hogging hardware we chat powcoder


Mode switch

- Safe and efficient way to switch mode
- From user mode to kernel mode, and vice-versa

Typical 5-stage pipeline



"Dual-mode" 5-stage pipeline



ECS 150 - The Kernel Abstraction

Prof. Joël Porquet-Lupine

Assignment Project Exam Help
UC Davis - 2020/2021


https://powcoder.com

Add WeChat powcoder




Recap

Process abstraction, v2.0



Dual-mode operation

User mode vs kernel mode



Hardware support

- Privileged instructions
- Memory protection
- Timer interrupts
- Mode switch

Privileged instructions

Definition

- Instructions only available to code running in kernel mode
- Processor exception if user code tries to execute privileged instruction

Example

And more...

```
$ ./x86_cli
Hello!
Segmentation fault (core dumped)
```

Illegal instructions are reported as segmentation faults on x86/Linux


Memory protection

Concept

- Enforce memory boundaries to processes
- Processor exception if code tries to access unauthorized memory

Basic segmentation

 Memory area defined by base and bound pair



Timer interrupts

Boot sequence

- Upon powering on the computer
 - Privilege mode set to kernel mode
 - PC set to address of boot code (e.g., BIOS)
- Boot code runs
 - Loads kernel image into memory

Jumps to kernel's entry point Assignment Project Exam Help

- Kernel code runs
 - Machine setup (devites + virtual memory, interrupt vector table, etc.)
 - Chooses the first *user* process to run, loads it, and jumps to it


 - Privilege bit set to user mode
 PC set to process entry point eChat powcoder
- First process runs
 - Need a way for kernel to re-take control...



Timer interrupts

Hardware timer

- Periodically interrupts the processor
 - Frequency of interruption set by the kernel
 - o Returns control to the kernel exception handler
- Also used to maintain accurate and precise time of day




User mode to kernel mode

Exceptions

- Triggered by program behavior
- Intentional or unintentional
- Synchronous events

```
asm ("cli" ::: "memory");
int *a = NULL;
*a = 42;
```



System calls


- Request from process for kernel to perform operation on its behalf
- Intentional, synchronous events

```
read:
   movq $SYS_read, rax
   movq $fd, rdi
   movq $buf, rsi
   ...
   syscall
```

Kernel mode to user mode

Return from interrupt or system call

• Resume suspended execution



Process context switch

• Resume some other signment Project Exam P2

https://powcoder.com

New process start

Jump to first instruction in program

Add WeChat powcoder



Signal

- Asynchronous notification
- If signal handler defined



ECS 150 - The Kernel Abstraction

Prof. Joël Porquet-Lupine

Assignment Project Exam Help
UC Davis - 2020/2021

https://powcoder.com

Add WeChat powcoder



Recap

Mode switching

User to kernel

- Exceptions
 - Caused by program behavior
 - Synchronous
- Interrupts

 - Trigged by I/O devices
 Asynchronous

 Context switch between processes

 Exam Help
- System calls
 - o Service request to kenteps://powcoder.com
 - Synchronous

New process start

Kernel to user

Return from interrupt or system call

P1



• Signal handler



P2

Safe and efficient switching

- Protect from corrupting the kernel
 - Entry door to the kernel for processes
- Reduce overhead of kernel
 - Maximize CPU cycles for processes

Requirements

- 1. Atomic transfer Assignment Project Exam Help
- 2. Exception vector
- 3. Transparent, restartable transparent, resta

Add WeChat powcoder

Atomic transfer of control

- Safe transition between modes must be atomic
 - I.e., in one *unbreakable*, logical step
- CPU mode, PC, stack, memory protection, etc. changed at the same time

User to kernel switch

Kernel to user switch

- Save cause for jump

 Jump to process (restore PC)

 Assignment Project Exam Help
 - o Interrupt, Exception is in Interrupt, Exception is interrupt, Exception is interrupt, Exception is interrupt.
- Save current PC

- Change memory protection
- Jump to kernel entry pointsps://powcodestoemerrupts
- Switch from user to kernel mode
- Change memory protected WeChat powcoder
- Disable interrupts



Exception vector

- Provide limited number of entry points into the kernel
- Table set up by kernel: function pointers to exception handlers

Example MIPS processor

```
/* Exception handler init */
exception handlers[0] = handle int;
exception handlers[8] = handle sys;
exception handlers[10] = handle ri;
```

Software-managed

- Single kernel ent Assing nament Project Pann de de de la company de la
 - Fixed or configurable address


• Software dispatch base hopps: How coder.com Processor

```
exception vector:
   eption_vector: # Kernel entradid WeChat pow
           k1, CP0 CAUSE
   # Extract exception code
           k1, k1, 0x7c
   # Use code as index in array
           k0, exception handlers(k1)
   # Jump to proper handler
   jr
```

Example MIPS processor

Hardware-managed

• Automatic hardware dispatch



Transparent, restartable execution

- Processes should never know when they are interrupted
- Save/restore execution context (processor registers)

Software-managed

```
    Processor saves all the registers in a

handle int:
                                                    provided memory region
   # Save all registers
   sw $1, 4(sp)
                    Assignment Project Exama Helpen (TSS) on x86
   sw $2, 8(sp)
   sw $3, 12(sp)
                                                        processors
   # Jump to C function https://powcoderevered in practice # that processes interrupt requests:
                                                      • E.g., not used by Linux or Windows
   jal do irq
                           Add WeChat powcoder
   # Restore all registers
   lw $3, 12(sp)
   lw $2, 8(sp)
   1w $1, 4(sp)
   # Jump back to process
   eret
```


Hardware-managed

Example MIPS processor

Kernel stack

Definition


- Kernel has its own stack, located in kernel memory
- Different from process' stack



Kernel stack

Context saving

Kernel stack is used to save associated process context



- Not a good idea to reuse process's stack pointer
 - o Reliability: no guarantee user stack is valid
 - Security: kernel data shouldn't leak to user space

Kernel stack

One kernel stack per process

• Kernel saves its own state when switching between two processes

