ECS 150 - Makefile tutorial

Prof. Joël Porquet-Lupine

Assignment Project Exam Help
UC Davis - 2020/2021

https://powcoder.com

Add WeChat powcoder



Manual approach

Code example

main.c

```
#include <stdio.h>
#include <stdlib.h>
#include "fact.h"
int main(int argc, char **argv)
   int n;
                  Assignment Project Exam Help
   if (argc < 2) {
      fprintf(stderr,
             "Usage: myfact number\n");
      exit(1);
                         https://powcoder.com
   n = atoi(arqv[1]);
   printf("fact(%d) = %d\n",
                         Add WeChat powcoder
         n, fact(n));
   return 0;
                                        main.c
```

fact.h

```
#ifndef FACT H
#define FACT H
int fact(int n);
#endif /* FACT H */
                                                  fact.h
```

```
#include "fact.h"
         return 1:
    return n * fact(n - 1);
                                                      fact.c
```

README, md

```
# Overview
This program computes the
factorial of a number
                                                README.md
```

Manual approach

Compilation

On the long run... Add WeChat powcoder

Now, what if:

- fact.c changes? main.c changes? fact.h changes?
- I want to change the compilation options?
- I want to recompile this code on another computer?
- I want to share this code?

Solution is to **automate the build process!**

Introduction

Definition

A *Makefile* is a file containing a set of rules used with the *make* build automation tool.

The two following commands are equivalent:

```
$ 1s
Makefile ...
$ make
$ make -f Makefile
Assignment Project Exam Help
```

The set of Makefile rules usually represents the various steps to follow in order to build a program: it's the building recipe...//powcoder.com

Add WeChat powcoder

Introduction

Anatomy of a rule

```
target: [list of prerequisites]
[ <tab> command ]
```

- For target to be generated, the prerequisites must all exists (or be generated if necessary)
- target is generated by executing the specified command
- target is generated only if it does not recent
 - Prevents from building everything each time, but only what is necessary https://powcoder.com

Commenting Add WeChat powcoder

Lines prefixed with # are not evaluated

```
# This is a comment
```

Basic rules

```
myfact: main.o fact.o
   gcc -Wall -Wextra -Werror -o myfact main.o fact.o
main.o: main.c fact.h
   gcc -Wall -Wextra -Werror -c -o main.o main.c
fact.o: fact.c fact.h
   gcc -Wall -Wext As Signment Project Exam Help
README.html: README.md
   pandoc -o README.html README.md/powcoder.com
                                                                         Makefile v0.1
$ make
gcc -c -o main.o main.c
                       Add WeChat powcoder
qcc -c -o fact.o fact.c
gcc -o myfact main.o fact.o
$ make README.html
pandoc -o README.html README.md
```

all rule

```
$ make

GCC -C -O main.O main.C

GCC -C -O fact.O fact.C

GCC -O myfact main.O fact.O

pandoc -O README.html README.md
```

clean rule

```
all: myfact README.html
...
clean:
    rm -f myfact README.html main.o fact.o

* make
gcc -c -o main.o main.c
gcc -c -o fact.o fact.osignment Project Exam Help
gcc -o myfact main.o fact.o
pandoc -o README.html README.md
nttps://powcoder.com

* make clean
rm -f myfact README.html main.d fweChat powcoder
```

A first and basic Makefile

- Was good enough for Project #1
 - (No need to generate html out of markdown --pandoc is not installed on CSIF, and also it's just for the example)

How to avoid redundancy...?

A good programmer is a lazy programmer!

```
all: myfact README.html

myfact: main.o fact.o
    gcc -Wall -Wextra -Werror -o myfact main.o fact.o

main.o: main.c fact.h
    gcc -Wall -Wextra SsignmentmProject Exam Help

fact.o: fact.c fact.h
    gcc -Wall -Wextra -Wenttps://powcoder.com

README.html: README.md
    pandoc -o README.html AFAME.WeChat powcoder

clean:
    rm -f myfact README.html main.o fact.o
```

Automatic variables in commands

- \$@: replaced by name of target
- \$<: replaced by name of **first** prerequisite
- \$^: replaced by names of **all** prerequisites

```
all: myfact README.html

myfact: main.o factAssignment Project Exam Help
gcc -Wall -Wextra -Wefror -o $@ $^

main.o: main.c fact.h
gcc -Wall -Wextra -WerrorP-c -o $@ $<

fact.o: fact.c fact.h
gcc -Wall -Wextra -Wefror -Q & Chat powcoder

README.html: README.md
pandoc -o $@ $<

clean:
    rm -f myfact README.html main.o fact.o
```

Pattern rules

A pattern rule %.o: %.c says how to generate *any* file <file>.o from another file <file>. c.

```
all: myfact README.html

myfact: main.o fact.o
    gcc -Wall -WextAssignment*Project Exam Help

%.o: %.c fact.h
    gcc -Wall -Wextra -Wellings:-//powcoder.com

%.html: %.md
    pandoc -o $@ $< Add WeChat powcoder

clean:
    rm -f myfact README.html main.o fact.o</pre>
```

Variables

```
$ make
CC
        := qcc
                                           gcc -Wall -Wextra -Werror -q -c -o main.o main.c
CFLAGS := -Wall -Wextra -Werror
                                           gcc -Wall -Wextra -Werror -g -c -o fact.o fact.c
CFLAGS += -a
                                           gcc -Wall -Wextra -Werror -g -o myfact main.o fact.o
                                           pandoc -o README.html README.md
PANDOC := pandoc
all: myfact README.html
myfact: main.o fact.o
    *(CC) *(CFLAGS) Assignment Project Exam Help
%.o: %.c fact.h
    $(CC) $(CFLAGS) -c -o $@_$<
                           https://powcoder.com
%.html: %.md
    $(PANDOC) -o $@ $<
                           Add WeChat powcoder
clean:
    rm -f myfact README.html \
         main.o fact.o
```

Version 2.0

More variables

```
targets := myfact README.html
                                           gcc -Wall -Wextra -Werror -q -c -o main.o main.c
       := main.o fact.o
obis
                                           gcc -Wall -Wextra -Werror -g -c -o fact.o fact.c
                                           gcc -Wall -Wextra -Werror -g -o myfact main.o fact.o
CC
                                           pandoc -o README.html README.md
        := qcc
CFLAGS := -Wall -Wextra -Werror
CFLAGS += -a
PANDOC := pandoc
all: $(targets)
                   Assignment Project Exam Help
myfact: $(objs)
    $(CC) $(CFLAGS) -o $@ $^
                           https://powcoder.com
%.o: %.c fact.h
    $(CC) $(CFLAGS) -c -o $@ $<
                           Add WeChat powcoder
%.html: %.md
    $(PANDOC) -o $@ $<
clean:
    rm -f $(targets) $(objs)
```

Version 2.0

Nice output

```
$ make
CC main.o
                                     myfact: $(objs)
CC fact.o
                                        @echo "CC $@"
CC myfact
                                        @$(CC) $(CFLAGS) -o $@ $^
MD README.html
                                     %.o: %.c fact.h
$ make clean
               Assignment Project Fine Help
CLEAN
                    https://powcoder.com
                                        @$(PANDOC) -o $@ $<
                    Add WeChatapawcoder
                                        @echo "CLEAN"
                                        @rm -f $(targets) $(objs)
```

• In case of debug, how can we still see the commands that are executed?

Conditional variables

```
$ make
                                             CC main.o
                                             CC fact.o
ifneq ($(V),1)
                                             CC myfact
Q = @
                                             MD README.html
endif
                                             $ make V=1
myfact: $(objs)
                                             CC main.o
                $@"Assignment Project Lxam Help" -0 main.o main.c
    @echo "CC
                                             gcc -Wall -Wextra -Werror -g C -o fact.o fact.c
                                             gcc _Wall -Wextra -Werror -q -o myfact main.o fact.o
%.o: %.c fact.h
                         https://powc
    @echo "CC $@"
    $(Q)$(CC) $(CFLAGS) -c -o $@ $<
                         Add WeChat powcoder
%.html: %.md
    @echo "MD
                $@"
    $(Q)$(PANDOC) -o $@ $<
clean:
    @echo "CLEAN"
    $(Q)rm -f $(targets) $(objs)
```

Generic rules vs dependency tracking

Non-generic rule

Generic rule

```
%.o: %.c Assignment Project Exam Help
@echo "CC $@"
$(Q)$(CC) $(CFLAGS) -c -o $@ $< CC myfact
https://powcoder.veorm
```

\$ make

Add WeChathapowooder be done for 'all'.

 How can we preserve the generic rule but also have accurate dependency tracking?

```
$ touch fact.h
$ make
make: Nothing to be done for 'all'.
```

Rule composition

```
%.o: %.c
@echo "CC $@"
$(Q)$(CC) $(CFLAGS) -c -o $@ $<
Makefile_v3.0

main.o: main.c fact.h
fact.o: fact.c fact.h

Assignment Proj
```

```
$ make
CC main.o
CC fact.o
CC myfact
MD README.html
```

Assignment Project Exam Helpone for 'all'.

• How can we have these additional rules be generated automatically and Powcoder smake included in the Makefile?

Add WeChatpowcoder CC myfact

fact.o: fact.c fact.h

Use GCC for dependency tracking

Add WeChat powcoder

Dependency tracking Makefile integration

```
targets := myfact README.html
objs := main.o fact.o
CFLAGS := -Wall -Wextra -Werror -MMD
all: $(targets)
# Dep tracking *must* be below the 'all' rule
deps := $(patsubst %. Assignment Project Exam Help
-include $(deps)
%.o: %.c
                        https://powcoder.com
   @echo "CC $@"
   $(Q)$(CC) $(CFLAGS) -c -o $@ $<
                        Add WeChat powcoder
clean:
   @echo "clean"
   $(Q)rm -f $(targets) $(objs) $(deps)
                                                                            Makefile_v3.0
```

- \$(deps) will be computed from \$(obj) into main.d fact.d
- Prefix ignores inclusion errors

First run

- Dependency files don't exist but make won't complain
- GCC generates them

```
$ 1s *.d
$ make
              Assignment Project Extamn Help
CC main.o
CC fact.o
CC myfact
                   https://powcoder.com
MD README.html
$ 1s *.d
main.d fact.d
                   Add WeChat powcoder
```

\$ cat main.d main.o: main.c fact.h \$ cat fact.d fact.o: fact.c fact.h

Following runs

- Dependency files are included by the Makefile
- They are used to compose the generic rule for object generation

```
$ make
make: Nothing to be done for 'all'
$ make
CC_main.o
CC myfact
```

Final Makefile

```
targets := myfact README.html
objs
     := main.o fact.o
CC
       := qcc
CFLAGS := -Wall -Wextra -Werror -MMD
CFLAGS += -q
PANDOC := pandoc
ifneq ($(V),1)
Q = @
endif
all: $(targets)
# Dep tracking *must* be below the fall' rule deps := $(patsubst %.o,%.d, Assignment Project Exam Help
-include $(deps)
myfact: $(objs)
   %.o: %.c
   @echo "CC $@"
   $(Q)$(CC) $(CFLAGS) -c -o $@ $< Add WeChat powcoder
%.html: %.md
   @echo "MD $@"
   $(Q)$(PANDOC) -o $@ $<
clean:
   @echo "clean"
   $(Q)rm -f $(targets) $(objs) $(deps)
                                                                                                 Makefile v3.0
```