#### Lecture 5:

# Assignment Project Exam Help 3

https://powcoder.com

Add WeChat powcoder


John Owens
Introduction to Computer Architecture
UC Davis EEC 170, Winter 2021

### **Arithmetic for Computers**

- Operations on integers
  - Addition and subtraction
  - Multiplication and division
  - Dealing with significant Project Exam Help
- Floating-point real րարթեԶթաcoder.com
  - Representation and operations powcoder

#### **Arithmetic**

- Where we've been:
  - Performance (seconds, cycles, instructions)
  - Abstractions:
    - Instruction getalenchi Reofuce Exam Help
    - Assembly Language and Maching Language
- What's up ahead: Add WeChat powcoder
  - Number Representation
  - Implementing an ALU
  - Implementing the Architecture



operation

### 32 bit signed numbers

### What happens if you compute -minint?

Assignment Project Exam Help

https://powcoder.com

### **Two's Complement Operations**

- **Negating a two's complement number:** invert all bits and add 1
  - remember: "negate" and "invert" are quite different!
- Converting *n* bit numbers into numbers with more than *n* bits:

  Assignment Project Exam Help

   RISC V *n* bit immediate gets converted to 64 bits for arithmetic

  - copy the most significant bit (the sign bit) into the other bits

```
0010 Add 000 COM powcoder
1010 -> 1111 1010
```

- "sign extension" (lbu vs. lb)
- mem [x1] = 0xff
- $1b x2, 0(x1) \rightarrow x2 = ffff ffff$
- 1bu x2,  $0(x1) \rightarrow x2 = 0000 00ff$

### **Addition & Subtraction**

- Two's complement operations easy
  - subtraction using addition of negative numbers

https://powcoder.com

#### **Addition & Subtraction**

- Overflow (result too large for finite computer word):
  - adding two n-bit numbers does not yield an n-bit number

```
+ 0001
10000 signment Project Exam Help
```


- How about -1 +https://powcoder.com

### **Detecting Overflow**

- No overflow when adding a positive and a negative number
- No overflow when signs are the same for subtraction
- Overflow occurs when the value affects the sign:
  - overflow when adding two positives yields a pegative
  - or, adding two negatives gives a positive https://powcoder.com
  - or, subtract a negative from a positive and get a negative
  - or, subtract a positive from a negative and get a positive
- Consider the operations A + B, and A B
  - Can overflow occur if B is 0?
  - Can overflow occur if A is 0?
- HW problem on figuring out exact criteria

### **Integer Addition**

■ Example: 7 + 6



- Overflow if result out of range/eChat powcoder
  - Adding +ve and –ve operands, no overflow
  - Adding two +ve operands
    - Overflow if result sign is 1
  - Adding two –ve operands
    - Overflow if result sign is 0

### **Integer Subtraction**

- Add negation of second operand
- **Example:** 7 6 = 7 + (-6)

```
+7:0000 0000 ... 0000 0111

-6:1111 1111 ... 1111 1010

Assignment Project Exam Help
+1:0000 0000 ... 0000 0001
```

- Overflow if result out of range wcoder.com
  - Subtracting two **Aveor two Che b per and s, do r**over flow
  - Subtracting +ve from -ve operand
    - Overflow if result sign is 0
  - Subtracting –ve from +ve operand
    - Overflow if result sign is 1

#### **Effects of Overflow**

- An exception (interrupt) occurs
  - Control jumps to predefined address for exception
  - Interrupted address is saved for possible resumption
- Details based on software system / language

   Assignment Project Exam Help

   example: flight control vs. homework assignment
  - C/Java do not deteat tweirflowwcoder.com
  - Fortran (evidently) can detect over flow wooder
- Don't always want to detect overflow
  - MIPS instructions (but not RISC-V): addu, addiu, subu
    - RISC-V advocates branches on overflow instead
  - addiu sign-extends
  - sltu, sltiu for unsigned comparisons

#### **Arithmetic for Multimedia**

- Graphics and media processing operates on vectors of 8-bit and 16-bit data
  - Use 64-bit adder, with partitioned carry chain (this probably doesn't mean anything to you yet, but wait until the end of lecture)

     Use 64-bit adder, with partitioned carry chain with the end of lecture anything to you yet, but wait until the end of lecture)
    - Operate on 8 18 bit 4×16 bit, 6P2×32-bit vectors
  - SIMD (single-instructive, multiple, data) r
- Saturating operations
  - On overflow, result is largest representable value
    - c.f. 2s-complement modulo arithmetic
  - E.g., clipping in audio, saturation in video

### **Review: Boolean Algebra & Gates**

Problem: Consider a logic function with three inputs: A, B, and C.

- Output D is true if at least energy input is true Help
- Output E is true if exactly two inputs are true
- Output F is true only if all three inputs are true Add WeChat powcoder

### **Review: Boolean Algebra & Gates**

Show the Boolean equations for these three functions.

Assignment Project Exam Help

https://powcoder.com

### **Review: Boolean Algebra & Gates**

Show an implementation consisting of inverters, AND, and OR gates.

Assignment Project Exam Help

https://powcoder.com

#### You should know ...

- Boolean algebra
- Logic gates (and, or, not, xor, nor, multiplexors [muxes], decoders, etc.)
- Converting between equations truth tables and gate representations
  https://powcoder.com
- Critical path
- Clocking, and registers / memory
- Finite state machines

... COD5e Appendix A summarizes this material

#### Break

Assignment Project Exam Help

https://powcoder.com

#### **Administrivia**

- We have a TA! I already put him to work. Trivikram Reddy
- By popular demand, I will have an office hour Fri 18 October, "when the train arrives" (9:30)—11 at the CoHo Assignment Project Exam Help

https://powcoder.com

#### **Bit Slices**

**Concentrate on one bit of the adder:** 

+ 01 As Ignment Project Exam Help https://powcoder.com

- Add WeChat powcoder Could we build the same hardware for every bit?
  - This is a good idea. Why?
  - Each bit's hardware is called a "bit slice"

### **Truth Table for Adder Bit Slice**

3 inputs (A, B, Cin); 2 outputs (Sum, Cout)

Α	В	Cin	Sum	Cout
0	<b>A</b> ssignmer	0 It Project E	Xam Help	0
0	0	1 /powcoder	1	0
0	1	0	1	0
0	1 Add V	VeChat pov	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


### **Adder Equations**

- Sum =  $(A \oplus B) \oplus Cin$
- $\blacksquare \quad \mathsf{Carry} = \mathsf{AB} + \mathsf{ACin} + \mathsf{BCin}$
- Abstract as "Full stadgerment Project Exam Help

https://powcoder.com

### **Cascading Adders**

- Cascade Full Adders to make multibit adder:
- A+B=S



#### **Arithmetic for Multimedia**

- Graphics and media processing operates on vectors of 8-bit and 16-bit data
  - Use 64-bit adder, with partitioned carry chain (this probably doesn't mean anything to you yet, but wait Assignment Project Exam Help until the end offecture)
  - SIMD (single-instructive, multiple dataer
- Saturating operations
  - On overflow, result is largest representable value
    - c.f. 2s-complement modulo arithmetic
  - E.g., clipping in audio, saturation in video

### **Truth Table for Subtractor Bit Slice**


3 inputs (A, B, Bin); 2 outputs (Diff, Bout)

Α	В	Bin	Diff	Bout
0	<b>A</b> ssign	nment Proje	ect Exam F	lelp 0
0	0	tps://powco	1	1
0	1	dd WeChat	1	1
0	1		poweoder	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


### **Cascading Subtractors**

Cascade Full Subtrs to make multibit subtr:

■ A-B=S




#### How can we combine + and -?



■ This is common—it's what we'll do (for example) for logic functions (and, or, etc.)


#### How can we combine + and -?




### Lest you think this is only theoretical ...



#### How can we combine + and -?



#### How can we combine + and -?



#### Control for +/-One bit controls three muxes. This is a "control point". Cout Full Sum Adder $S_1$ roject Exam Help Add WeChat powcoder Cout Full Sum Adder $S_0$ din How do we set this control point for add? subtract?

32

## **RISC-V** instruction encodings

RV32I Base Instruction Set						
	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
imr				rd	1101111	JAL
imm[11:0	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	_rs1	111	[imm[4:1 11]]	1100011	BGEU
Aus S1		t Proje	COUL	xam H	<b>C D D D D D D D D D D</b>	LB
imm[11:0]	1	rs1	001	$\operatorname{rd}$	0000011	LH
imm[11:0	1	rs1	010	$\operatorname{rd}$	0000011	LW
imm[11:0		nowc	oder.	com	0000011	LBU
imm[11:0	1	rsl	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	$\Lambda$ $r^{s2}$ $\chi\chi$	7 Crst	001	imm[4:0]	0100011	SH
imm[11:5]	Add W	etsina	DOV	V GOQGT	0100011	SW
imm[11:0	J	rs1	000	rd	0010011	ADDI
imm[11:0	J	rs1	010	rd	0010011	SLTI
imm[11:0	1	rs1	011	rd	0010011	SLTIU
imm[11:0	J	rs1	100	rd	0010011	XORI
imm[11:0	1	rs1	110	rd	0010011	ORI
imm[11:0	1	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU

### RISC-V instruction encodings (funct7)

■ ADD: 0000000

■ SUB: 0100000

#### Assignment Project Exam Help

https://powcoder.com

0000000	shamt	d WyslCh	at 901	vcoder	0010011	SLLI
0000000	shamt	rsi	at 185 W	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU

### RISC-V instruction encodings (funct3)

■ ADDI: 000

■ SLTI: 010

SLTIU: 011

SLT: 010 Assignment Pro

■ SLTU: 011

	000	$\operatorname{rd}$	0010011	ADDI
	010	rd	0010011	SLTI
	011	$\operatorname{rd}$	0010011	SLTIU
•	100	rd	0010011	XORI
ignment Pr	oject E	xamrHelp	0010011	ORI
	111	$\operatorname{rd}$	0010011	ANDI
https://pov	vcoder.	comrd	0010011	SLLI
	101	$\operatorname{rd}$	0010011	SRLI
Add WeC	hat boy	vcodër	0010011	SRAI
	000	rd	0110011	ADD
	000	$\operatorname{rd}$	0110011	SUB
	001	$\operatorname{rd}$	0110011	SLL
	010	$\operatorname{rd}$	0110011	SLT
	011	rd	0110011	SLTU

#### **Bit Slices**

Concentrate on one bit of the adder:

• 0111
+ 0118gnment Project Exam Help
https://powcoder.com

Needs:

- 2 inputs (A and B)
- Carry from previous slice (Cin)
- Output (Sum)
- Carry to next slice (Cout)

# MIPS Opcode Map

	2826			Opcode				
3129	0	1	2	3	4	5	6	7
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL
3	DADDIε	DADDIUε	LDLε	LDRε	*	*	*	*
4	LB	LH	LWL	LW	LBU	LHU	LWR	LWUε
5	SB	SH	SWL	SW	SDLε	SDRe	SWR	CACHE δ
6	LL	LAVQ1C1	OLIMPA C	nt Pro	idet I	TxL96h	Hega	LDε
7	SC	SWC1	SWC2	*	SCDε	SDC1	SDC2	SDε
	20 https://powcouer.com 6 7							
53	20 0	1	https:	//pow	coder	.com	6	7
0	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	JR	JALR	A *1 1 1	T 7 * ~ 1	SYSCALL	BREAK	*	SYNC
2	MFHI	MTHI	Anda	VMP GI	alge DQ	wcode	DSRLVε	DSRAVε
3	MULT	MULTU	DIV	DIVU	DMULΤε	DMULTUε	DDIVε	DDIVUε
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	^	^	SLI	SLIU	DADDε	DADDUε	DSUΒε	DSUBUε
6	TGE	TGEU	TLT	TLTU	TEQ	π	TNE	*
7	DSLLε	*	DSRLε	DSRAε	DSLL32ε	*	DSRL32ε	DSRA32ε
00 40	1816 0	1	2	REGIMN 3	VI rt 4	5	6	7
2019	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*
1	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*
3	BLIZAL *	*	*	*	*	*	*	*
٠ ا								

#### **End of lecture / Quiz 1**


Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

#### **But What About Performance?**

- Critical path of one bitslice is CP
- Critical path of n-bit rippled-carry adder is n\*CP
- Design Trick: Assignment Project Exam Helph1
  - Throw hardware at it https://powcoder.com



Α0

**B0** 

CarryIn0

Result0


#### **Truth Table for Adder Bit Slice**

■ 3 inputs (A, B, Cin); 2 outputs (Sum, Cout)


Α	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	j	0
0	1 https	Ø/powcoder.c	<b>d</b> m	0=Cin
0	1 Add	WeChat power	0 coder	1=Cin
1	0	0	1	0=Cin
1	0	1	0	1=Cin
1	1	0	0	1
1	1	1	1	1

Carry Look Ahead (Design trick: peek) C0 = Cin"kill" 0 0 Cin "propagate" "propagate" Cin "generate" **A0** G **B0** P G = A and B $C1 = G0 + C0 \cdot P0$ Assignment Project Exam Helpwhy are these **A1** G interesting? https://powcoder.com  $C2 = G1 + G0 \cdot P1 + C0 \cdot P0 \cdot P1$ **B1** Add WeChat powcoder **A2** G **B2** P  $C3 = G2 + G1 \cdot P2 + G0 \cdot P1 \cdot P2 + C0 \cdot P0 \cdot P1 \cdot P2$ **A3** G G **B3** P P

#### **CLA vs. Ripple**




# Cascaded Carry Look-ahead (16-bit)




# Design Trick: Guess (or "Precompute")

$$CP(2n) = 2*CP(n)$$




$$P(2n) = CP(n) + CP(mux)$$

Assignment Project Exam Help



# Carry Skip Adder: reduce worst case delay

Add WeChat powcoder



#### **Adder Lessons**

- Reuse hardware if possible
  - +/- reuse is compelling argument for 2's complement
- For higher performance:
  - Look for critical path, opping ze for itam Help Reorganize equations [propagate/generate/carry lookahead]
  - Precompute [carry save]

    Add WeChat powcoder
  - Reduce worst-case delay [carry skip]

## Finished way early (1:20 in, 30 minutes

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

#### **End of lecture**

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

#### **Lecture 6:**

# Assignment Project Exam Help 3

https://powcoder.com

Add WeChat powcoder

John Owens
Introduction to Computer Architecture
UC Davis EEC 170, Winter 2021

# Multiply (unsigned)

Paper and pencil example (unsigned):

```
Multiplier x 1001
1000
0000
Assignment Project Exam Help
1000
Product
01001000s://powcoder.com
```

- $\blacksquare$  m bits x n bits = m+n bit product that powcoder
- Binary makes it easy:

```
    0 => place 0 (0 x multiplicand)
    1 => place a copy (1 x multiplicand)
```

- 4 versions of multiply hardware & algorithm:
  - successive refinement


### m bits x n bits = m+n bit product

Assignment Project Exam Help


https://powcoder.com

Add WeChat powcoder

### **Unsigned Combinational Multiplier**




#### How does it work?




- Use next bit of B to determine whether to add in shifted multiplicand
- Accumulate 2n bit partial product at each stage

# **Unsigned Combinational Multiplier**




# **Unsigned shift-add multiplier (version 1)**

 64-bit Multiplicand reg, 64-bit ALU, 64-bit Product reg, 32-bit multiplier reg



Multiplier = datapath + control

# **Multiply Algorithm V1**




## **Observations on Multiply Version 1**

- 1 clock per cycle  $=> \approx 100$  clocks per multiply
  - Ratio of multiply to add 5:1 to 100:1
- 1/2 bits in multiplicand always 0
  - => 64-bit adder is i wasted t Project Exam Help
- 0's inserted in right of multiplicand as shifted
  - => least significant bits of product never changed once formed
- Add WeChat powcoder Instead of shifting multiplicand to left, shift product to right?

## **Multiply Hardware Version 2**


32-bit Multiplicand reg, 32-bit ALU, 64-bit Product reg, 32-bit Multiplier reg

#### Assignment Project Exam Help





#### How to think of this?


Remember original combinational multiplier:



# Simply warp to let product move right...







## **Observations on Multiply Version 2**

- Product register wastes space that exactly matches size of multiplier
  - => combine Multiplier register and Product register


Assignment Project Exam Help


https://powcoder.com

Add WeChat powcoder

#### **Multiply Hardware Version 3**

 32-bit Multiplicand reg, 32 -bit ALU, 64-bit Product reg, (0-bit Multiplier reg)






# **Observations on Multiply Version 3**

- 2 steps per bit because Multiplier & Product combined
- What about signed multiplication?
  - easiest solution is to make both positive & remember whether to complement product when done (leave out the sign bit, run for 31 steps) https://powcoder.com
  - apply definition of 2's complement
    - need to sign-extend partial products and subtract at the end
  - Booth's Algorithm is elegant way to multiply signed numbers using same hardware as before and save cycles
    - can handle multiple bits at a time

## **Faster Multiplier**

- Uses multiple adders
  - Cost/performance tradeoff



- Can be pipelined
  - Several multiplications performed in parallel

### **Motivation for Booth's Algorithm**

**Example 2**  $\times$  6 = 0010  $\times$  0110:

```
x 0110
+ 0000 Assignment Project Exam Help
+ 0010 addttpl:/ipowwdteiplier)
+ 0010 add (1 in multiplier)
+ 0000 shifted (% Ghatmon Vepicer)
- 0001100
```

## **Motivation for Booth's Algorithm**

ALU with add or subtract can get same result in more than one way:

```
■ 6 = 4 + 2 = -2 + 8

0110 = -00010 + 01000 = 11110 + 01000

_ _ Assignment Project Exam Help
```

For example:

```
x 0110 (2htmu/legpreer]50m

x 0110 (6Almu/tiplicand])


- 0000 shift (0 in multiplier)

- 0010 sub (first 1 in multpl.)

shift (mid string of 1s)

- 0000 add (prior step had last 1)
```

# **Booth's Algorithm**



- Originally for speed (when shift was faster than add)
- Replace a string of 1s in multiplier with an initial subtract when we first see a one and then later add for the bit after the last one
- Handles two's complement!

# **Booth's Example (2 x 7)**

Operation	Multiplicand	Product	next?
0. initial value	0010	0000 0111 0	10 -> sub
1a. P = P - m	0010 + 1110->	1110 0111 0	shift P (sign ext)
1b.	001Assignmen	t <b>Project</b> Exam Help	11-> nop, shift
2.	0010 https://	1111 1001 1 powcoder.com	11 -> nop, shift
3.	0010	1111 110 <mark>0 1</mark>	01 -> add
4a.	Add W 0010 + 0010->	VeChat powcoder	shift
4b.	0010	0000 1110 0	done

Blue + red = multiplier (red is 2 bits to compare); Green = arithmetic ops; Black = product

# **Booth's Example (2 x -3)**

Operation	Multiplica	nd Product	next?
0. initial valu	e 0010	0000 1101 0	10 -> sub
1a. P = P - m	1110 + 1110	1110 110 <b>1 0</b>	shift P (sign ext)
1b.	0010 Assignmen	<b>1111 0110 1</b> It Project Exam Helj	01 -> add
2a.	https://	powc <b>888:2891</b>	shift P
2b.	0010 Add W	oooo 1011 o VeChat powgoder	10 -> sub
3a.	0010	1110 1011 0	shift
3b.	0010	1111 010 <mark>1 1</mark>	11 -> nop
4a.		1111 010 <b>1 1</b>	shift
4b.	0010	1111 1010 <mark>1</mark>	done

Blue + red = multiplier (red is 2 bits to compare); Green = arithmetic ops; Black = product

### Radix-4 Modified Booth's Algorithm

Current Bits	Bit to the Right	Explanation	Example	Recode
00	0	Middle of zeros	00 00 00 00 00	0
0 1	0	Single one	00 00 00 01 00	1
10	0 ^	Begins run of 1s	00 01 11 10 00	-2
11	0 A	Begins run of 1s ssignment Project Ex Begins run of 1s	00 01 11 11 00	-1
		https://powcoder.c	com	
00	1	Add Wechal pow	00001111100	1
0 1	1	Ends run of 1s	00 01 11 11 00	2
10	1	Isolated 0	00 11 10 11 00	-1
11	1	Middle of run	00 11 <u>11</u> 11 00	0

Same insight as one-bit Booth's, simply adjust for alignment of 2 bits.

Allows multiplication 2 bits at a time.

### **RISC-V Multiplication Support**

- Four multiply instructions:
  - mul: multiply
    - Gives the lower 64 bits of the product
  - mulh: multiply high
    - Gives the upper 64 bits of the product, assuming the operands are signed

      https://powcoder.com
  - mulhu: multiply high unsigned
    - Gives the upper 64 bits of the product, assuming the operands are unsigned
  - mulhsu: multiply high signed/unsigned
    - Gives the upper 64 bits of the product, assuming one operand is signed and the other unsigned
  - Use mulh result to check for 64-bit overflow

### **RISC-V Support for multiply**

"If both the high and low bits of the same product are required, then the recommended code sequence is: MULH[[S]U] rdh, rs1, rs2; MUL rdl, rs1, rs2 (source register specifiers must be in same order and rdh cannot be the same as rs1 or Assignment Project Exam Help rs2). Microarchitectures can then fuse these into a single multiply operation instead of performing two separate multiplies."

Add WeChat powcoder

### **Multiplication Summary**

- Iterative algorithm
- Design techniques:
  - Analyze hardware—what's not in use?
  - Spend more traighware to get thigher aper for hance
  - Booth's Algorithm ps. more general (2's complement)
  - Booth's Algorithm recoding is powerful technique to think about problem in a different way
  - Booth's Algorithm—more bits at once gives higher performance

#### **Break**

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

#### **Administrivia**

- TA Trivikram coming at 11:30 to present the project
  - You're going to write 4 RISC-V procedures.
- HW 3 released last Friday, due on Friday
  - Solutions wishberoutside myjoffide x Kempler 3175
- Midterm is week from todayowcoder.com
  - Open book, open note WeChat powcoder
  - Bring a calculator

### Is NVIDIA Doubling Down On RISC-V?

Betteridge's law of headlines is an adage that states: "Any headline that ends in a question mark can be answered by the word no".

Assignment Project Exam Help





https://powcoder.com

Is NVIDIA Doubling Down On RISC-V?



### Is NVIDIA Doubling Down On RISC-V?

- "Six RISC-V positions have been advertised by NVIDIA, based in Shanghai and pertaining to architecture, design, and verification."
- "Due its light weight and extensibility, RISC-V is gaining mainstream adoption across many new sectors, including datacenter accelerators, mobile & wireless, automotive, and lot" Project Exam Help
- "In a 2017 RISC-V workshop in Shanghai, NVIDIA explained that shortcomings such as low performance and lack of vaches and thread protection meant Falcon's architecture could not meet growing complexity demands."
   "NVIDIA listed the technical criteria for its next-gen architecture: more than
- "NVIDIA listed the technical criteria for its next-gen architecture: more than twice the performance of Falcon, less than twice the area cost of Falcon, support for caches, tightly coupled memories, 64-bit addresses, and suitability for modern operating systems. They concluded only RISC-V meets all criteria. The new RISC-V micro-controllers will outperform Falcon microcontrollers by three times, Tom's Hardware has reported."

### RISC-V Support for divide

- 4 instructions:
  - -{div, divu, rem, remu} rd, rs1, rs2
  - div:rs1/rs2, treat as signed
  - divu:rs1/rs2, treat as unsigned
  - rem: rs1 mod Azstiem masgrteProject Exam Help
- remu: rs1 mod rs2, treat as unsigned https://powcoder.com
   "If both the quotient and remainder are required from the same division, the recommended code sequence is: Dre Charge was ders 2; REM[U] rdr, rs1, rs2 (rdq cannot be the same as rs1 or rs2). Microarchitectures can then fuse these into a single divide operation instead of performing two separate divides."
- Overflow and division-by-zero don't produce errors
  - Just return defined results
  - Faster for the common case of no error

### MIPS Support for multiply/divide

- Rather than target the general-purpose registers:
  - mul placed its output into two special hi and lo registers
  - div placed its divide output into lo and its rem output into
     hi Assignment Project Exam Help
  - MIPS provided mftbo: apd mfbilinstructions (destination: general-purpose register).

    Add WeChat powcoder


### **Divide: Paper & Pencil**

```
1001
                                  Quotient
                                  Dividend
Divisor
           1000
                     1001010
                    -1000
               Assignment Project Exam Help
                   https://powcodercombdulo result)
```

- Add WeChat powcoder
  See how big a number can be subtracted, creating quotient bit on each step
  - Binary => 1 \* divisor or 0 \* divisor
- Dividend = Quotient x Divisor + Remainder
- 3 versions of divide, successive refinement

#### **Divide Hardware Version 1**

64-bit Divisor reg, 64-bit ALU, 64-bit Remainder reg, 32-bit
 Quotient reg



# **Divide Algorithm V1**

- Start: Place Dividend in Remainder
- 1. Subtract the Divisor register from the Remainder register, and place the result
- Takes n+1 steps for n-bit Quotient & Remainder register.
- **Remainder Quotient** 0000 0111

Test Remainder < 0 Remainder

Quotient register

0010 0000 2b. Restore the ... Divisor register to the Remainder register, &

**by adding** the

<del>to the Sell Suling N</del> the new rightmost

Tiph Cechels with the Repainder register. Also shift the Quotient register to the left, setting

https://powhenewleast-significant bit to 0.

Add We Chat powcode \*\*storing" division

3. Shift the Divisor register right 1 bit.

n<u></u>+1 repetition?

No: < n+1 repetitions

Yes: n+1 repetitions (n = 4 here)

### Divide Algorithm I example (7 / 2)

```
Remainder Quotient
                       Divisor
          0000 0111
                            000000010 0000
1:1110
              00000
                       0010 0000
                                              Answer:
              00000
2:0000
                       0010
                             0000
                                              Quotient = 3
              00000
3:0000
       0111
                       0001
                             0000
                                              Remainder = 1
              48812hment Project Exam Help
1:1111
       0111
2:0000
       0111
              00000
3:0000
       0111
              000 Atps 99 Bowledder.com
                       0000
       1111
               00000
1:1111
              00000dd 0000Thapbowcoder
2:0000
       0111
              00000
3:0000
       0111
1:0000
                       0000
                             0100
       0011
              00000
2:0000
                       0000
       0011
              00001
                             0100
3:0000
       0011
                       0000
                             0010
              00001
1:0000
                             0010
       0001
              00001
                       0000
2:0000
       0001
                       0000 0010
               00011
3:0000 0001
               00011
                             0001
                       0000
```

### **Divide: Paper & Pencil**

```
Divisor 0001 00001010 Dividend

00001

-0001

00000

Assignificate Project Exam Help

https://pewcoder.com

(or Modulo result)

Add WeChat powcoder
```

- No way to get a 1 in leading digit!
  - (this is an overflow, i.e quotient would have n+1 bits)
  - → switch order to shift first and then subtract,
     can save 1 iteration

#### **Observations on Divide Version 1**

- 1/2 bits in divisor always 0
  - => 1/2 of 64-bit adder is wasted
  - => 1/2 of divisor is wasted
- Instead of shifting divisor to right, shift remainder to left? Assignment Project Exam Help

https://powcoder.com


Add WeChat powcoder

### Divide Algorithm I example: wasted space

```
Remainder
             Quotient
                           Divisor
0000 0111
               00000
                       0010
                             0000
1:1110 0111
              00000
                       0010
                             0000
2:0000
       0111
              00000
                       0010
                             0000
3:0000
       0111
              00000
                       9001
                             0000
                            roject Exam Help
1:1111
       0111
2:0000 0111
3:0000
        0111
                             28der.com
1:1111
        1111
               99990
              0000Qdd
2:0000
                       Wecharbowcoder
       0111
                       0000 0100
3:0000
              00000
       0111
1:0000
        0011
                           0100
              99000
                      0000
              00001
                      0000
2:0000
        0011
                           0100
3:0000
        0011
                           0010
              90001
                      0000
1:0000 0001
              90001
                      0000
                           0010
2:0000
       0001
              90011
                           0010
                      0000
3:0000 0001
              00011
                      0000
                           0010
```

#### **Divide Hardware Version 2**

32-bit Divisor reg, 32-bit ALU, 64-bit Remainder reg, 32-bit Quotient reg



# **Divide Algorithm V2**

Start: Place Dividend in Remainder

<u>I. Shift the <del>Remainder register left</del> 1 bit</u>

**Remainder Quotient Divisor** 0000 0111 0000 0010

2. Subtract the Divisor register from the left half of the Remainder register, & place the

result in the <u>left half of the</u> Remainder register.

Remainder > 0

3a. Shift the Ssignment Project Exam Help ing the Divisor Quotient register register to the left half of the Remainder register, to the left settinght pseudorthoun half of the Remainder register. Also shift the Quotient register to the left, bit to 1.

Add setting the new least significant bit to 0.

repetition?

No: < <u>n</u>repetitions

Yes: <u>n</u>repetitions (n = 4 here)


Done

#### **Observations on Divide Version 2**

- Eliminate Quotient register by combining with Remainder as shifted left
  - Start by shifting the Remainder left as before.
  - Thereafter loop contains only two steps because the shifting of the Remainder register shifts both the remainder in the left half and the quotient in the right half
  - The consequence of combining the two registers together and the new order of the operations in the loop is that the remainder will shifted left one time too many.
  - Thus the final correction step must shift back only the remainder in the left half of the register

#### **Divide Hardware Version 3**

 32-bit Divisor reg, 32 -bit ALU, 64-bit Remainder reg, (0-bit Quotient reg)




Start: Place Dividend in Remainder **Divide Algorithm V3** 1. Shift the Remain der register left 1 bit. Remainde Fubtract the Tivis of register from the left half of the Remainder register, & place the legister. It in the legisle of the Remainder register. Test Remainder ≥ 0 Remainder < 0 Remainder i<del>ng the Di</del>visor register to the left half of the Remainder register, **Remainder register** to the left setting https://powwww.com/prochete/ft half of the Remainder the new rightmost register. Also shift the **Remainder** register to the bit to 1. West certing the new least significant bit to 0. nth No: < n repetitions repetition?

 $\hat{Y}$ es: n repetitions (n = 4 here)

<del>Done. <u>Shift left half of Re</u>mainder right 1 bit.</del>

# Final Multiply / Divide Hardware




#### **Observations on Divide Version 3**

- Same Hardware as Multiply: just need ALU to add or subtract, and 64-bit register to shift left or shift right
- Hi and Lo registers in MIPS combine to act as 64-bit register for multiply and divide
- Signed Divides: Simplicationer Tempersigns, makeplysitive, and complement quotient and remainder if necessary https://powcoder.com
  - Note: Dividend and Remainder must have same sign
  - Note: Quotient negated if Divisor sign & Dividend sign disagree e.g.,  $-7 \div 2 = -3$ , remainder = -1
  - What about?  $-7 \div 2 = -4$ , remainder = +1
  - See http://mathforum.org/library/drmath/view/52343.html
- Possible for quotient to be too large: if divide 64-bit integer by 1, quotient is 64 bits (called "saturation")

#### **SRT Division**

D. Sweeney of IBM, J.E. Robertson of the University of Illinois, and T.D. Tocher of Imperial College, London




### **SRT Division**

- Intel Pentium divide implementation: SRT division iteration (radix 4)
- Allows negative entries
- 1066 entries in lookup table Project Exam Help

https://powcoder.com

Add WeChat powcoder



[http://members.cox.net/srice1/pentbug/introduction.html]

#### **Faster Division**

- Can't use parallel hardware as in multiplier
  - Subtraction is conditional on sign of remainder
- Faster dividers (e.g. SRT division) generate multiple quotient bits per step Assignment Project Exam Help
  - Still require multiple steps https://powcoder.com

Add WeChat powcoder

#### **Division Lessons**

- In practice, slower than multiplication
  - Also less frequent
  - But, in the simple case, can use same hardware!
- Generates quotientand cembinder together Help
- Floating-point division (why?)
- Similar hardware lessons as multiplier:
  - Look for unused hardware
  - Can process multiple bits at once at cost of extra hardware

### End of lecture (1:30 in, to allow project

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

#### **Lecture 7:**

# Assignment Project Exam Help 3

https://powcoder.com

Add WeChat powcoder

John Owens
Introduction to Computer Architecture
UC Davis EEC 170, Winter 2021

# **RISC-V** logical instructions

Instruction	Meaning	Pseudocode
XORI rd,rs1,imm	Exclusive Or Immediate	rd ← ux(rs1) ⊕ ux(imm)
ORI rd,rs1,imm	Or Immediate	$rd \leftarrow ux(rs1) \lor ux(imm)$
ANDI rd,rs1,imm	And Immediate signment Project Exam H	$rd \leftarrow ux(rs1) \wedge ux(imm)$
SLLI rd,rs1,imm	signment Project Exam H	rd ← ux(rs1) « ux(imm)
SRLI rd,rs1,imm	https://poweeder.eem	$rd \leftarrow ux(rs1) » ux(imm)$
SRAI rd,rs1,imm	Shift Right Arithmetic Immediate  Add WeChat powcoder	$rd \leftarrow sx(rs1) » ux(imm)$
SLL rd,rs1,rs2	Add WeChat powcoder Shift Left Logical	$rd \leftarrow ux(rs1) \ll rs2$
XOR rd,rs1,rs2	Exclusive Or	rd ← ux(rs1) ⊕ ux(rs2)
SRL rd,rs1,rs2	Shift Right Logical	rd ← ux(rs1) » rs2
SRA rd,rs1,rs2	Shift Right Arithmetic	rd ← sx(rs1) » rs2
OR rd,rs1,rs2	Or	$rd \leftarrow ux(rs1) \lor ux(rs2)$
AND rd,rs1,rs2	And	$rd \leftarrow ux(rs1) \wedge ux(rs2)$

- Bit manipulation:

  - Left shift 23 bits to get

- Arithmetic operation:
  - Example: 00011 << 2 [3 left shift 2]
    - -00011 << 2 = 01100 = 12 = 2\*4
  - Each bit shifted left ent multiply by two Help
  - Example: 0101 haps 1/110 right shift 11
    - $01010 >> 1_{Add} 00101_{Chat} = 10/2_{Chat}$
  - Each bit shifted right == divide by two
  - Why?
  - Compilers do this—"strength reduction"

- With left shift, what do we shift in?
  - 00011 << 2 = 01100 (arithmetic)
  - 0000XXXX << 4 = XXXX0000 (logical)
  - We shifted in zegnesent Project Exam Help
- How about right shift? https://powcoder.com

- XXXX0000 >> 4 = 0000XXXX (logical)
  - Shifted in zero

    Add WeChat powcoder
- 00110 (= 6) >> 1 = 00011 (3) (arithmetic)
  - Shifted in zero
- 11110 (= -2) >> 1 = 11111 (-1) (arithmetic)
  - Shifted in one


- How about right shift?
  - XXXX0000 >> 4 = 0000XXXX: Logical shift
    - Shifted in zero
  - 00110 (= 6) >> 1 = 00011 (3) 11110 (=-2) >> 1 = 11111 (-1): Arithmetic shift
    - Shifted in Significant Project Exam Help
- RISC-V supports both logical and arithmetic:

   slli, srai, srli: Shift amount taken from within instruction ("imm")

funct6	shamt	u vyseci	1atrunce3vo	coder	opcode			
6 bits	6 bits	5 bits	3 bits	5 bits	7 bits			
funct7	rs2	rs1	funct3	rd	opcode			
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits			


- sll, sra, srl: shift amount taken from register ("variable")
- How far can we shift with slli/srai/slli? With sll/sra/srl?

#### **Combinational Shifter from MUXes**



- How many levels for 64-bit shifter?
- What if we use 4-1 Muxes?

### General Shift Right Scheme using 16 bit example



#### **Funnel Shifter**


- Shift A by i bits
- Problem: Set Y, X, sa
- Logical:

Assignment Project Exam Help

Arithmetic:

https://powcoder.com

- Rotate:
- Left shifts:



**Extract 64 bits of** 


128 (sa selects

which bits)

sa

#### **Barrel Shifter**

Technology-dependent solutions: transistor per switch



# **Shifter Summary**


- Shifts common in logical ops, also in arithmetic
- RISC-V (oops) has:
  - 2 flavors of shift: logical and arithmetic
  - 2 directions of ishifteright anjede texam Help
  - 2 sources for shift amount; immediate variable
- Lots of cool shift algorithms but powcoder
  - Barrel shifter prevalent in today's hardware

# **Floating Point**


- Representation for non-integral numbers
  - Including very small and very large numbers
- Like scientific notation
  - -2.34 × 104ssignment Projector Help
  - +0.002 × 10<sup>-4</sup> https://powcoder.commalized
  - +987.02 × 10<sup>9</sup> Add WeChat powcoder
- In binary
  - $\pm 1.xxxxxxxx_2 \times 2$
- Types float and double in C

### **Floating Point Standard**


- Defined by IEEE Std 754-1985
- Developed in response to divergence of representations
  - Portability issues for scientific code
- Now almost univerisally adopted ject Exam Help
- Two representations://powcoder.com
  - Single precision (32-bit) Chat powcoder
  - Double precision (64-bit)



# **Floating-point Formats**



Single-precision (32) hits://powcoder.com



Double precision (64 bits)

# **IEEE Floating-Point Format**

$$x = (-1)^{S} \times (1 + Fraction) \times 2^{(Exponent-Bias)}$$

- S: sign bit  $(0 \Rightarrow non-negative, 1 \Rightarrow negative)$
- Normalize significand:  $1.0 \le |\text{significand}| < 2.0$
- single: 8 bits double: 11 bits

**Fraction:** 

single: 23 bits

double: 52 bits

Exponent:

- Always has a leading pre-binary-point 1 bit, so no need to represent it explicitly (hidden bit).com
- Significand is Fraction with the "1" restored
- Exponent: excess representation: actual exponent + Bias
  - Ensures exponent is unsigned
  - Single: Bias = 127; Double: Bias = 1023

### **Single-Precision Range**

- **Exponents 00000000 and 111111111 reserved**
- Smallest value
  - **Exponent: 00000001**

Fraction:  $000...00 \Rightarrow \text{significand} = 1.0$   $\frac{\text{https://powcoder.com}}{\text{t1.0} \times 2^{-126} \approx \pm 1.2 \times 10^{-38}}$ 

#### Largest value

Add WeChat powcoder

**exponent: 111111110**  $\Rightarrow$  actual exponent = 254 - 127 = +127

- Fraction:  $111...11 \Rightarrow significand \approx 2.0$
- $\pm 2.0 \times 2^{+127} \approx \pm 3.4 \times 10^{+38}$

### **Double-Precision Range**

- **Exponents 0000...00 and 1111...11 reserved**
- Smallest value
  - **Exponent: 0000000001** 
    - ⇒ actual exponent = 1 1023 = –1022 Assignment Project Exam Help
  - Fraction:  $000...00 \Rightarrow \text{significand} = 1.0$   $\frac{\text{https://powcoder.com}}{\text{ttps://powcoder.com}}$   $\pm 1.0 \times 2^{-1022} \approx \pm 2.2 \times 10^{-308}$

#### Largest value

Add WeChat powcoder

- **Exponent: 11111111110**  $\Rightarrow$  actual exponent = 2046 - 1023 = +1023
- Fraction:  $111...11 \Rightarrow significand \approx 2.0$
- $+2.0 \times 2^{+1023} \approx +1.8 \times 10^{+308}$

#### Floating-Point Precision

- **Relative precision** 
  - all fraction bits are significant
  - Single: approx 2<sup>-23</sup>
    - Equivalentstig 22 melog Project No. 3 and Heelmal digits of precision https://powcoder.com
  - **Double: approx 2**<sup>-52</sup>

- Equivalent to  $52 \times \log_{10} 2 \approx 52 \times 0.3 \approx 16$  decimal digits of precision

### Floating-Point Example

- **Represent** –0.75
  - $-0.75 = (-1)^{1} \times 1.1_{2} \times 2^{-1}$
  - S = 1
  - Fraction = Assignment Project Exam Help
  - Exponent = −1 lattpias/powcoder.com
    - Single: -1 + 127d=126€1911 1501 120der
    - Double:  $-1 + 1023 = 1022 = 0111111111110_2$
- Single: 10111111101000...00
- Double: 10111111111101000...00

### Floating-Point Example

What number is represented by the single-precision float

11000000101000...00

- S = 1
- Fraction = Alogomethe Project Exam Help
- Fxponent = 10000001, = 129 https://powcoder.com

$$x = (-1)^{1} \times (1 + .01_{2}) \times 2^{(129-127)}$$
Add WeChat powcoder
$$= (-1) \times 1.25 \times 2^{2}$$

$$= -5.0$$

#### **Denormal Numbers**

■ Exponent =  $000...0 \Rightarrow \text{hidden bit is } 0$ 

$$x = (-1)^{S} \times (0 + Fraction) \times 2^{-Bias}$$

- Smaller than normal numbers
  - allow for gradual the deprow, with dominishing precision
- Denormal with fraction → Denormal with → Denormal with → Denormal with → Denormal with → Deno

$$x = (-1)^{S} \times (0 + 0) \times 2^{-Bias} = \pm 0.0$$

Two representations of 0.0!

#### **Infinities and NaNs**

- **Exponent = 111...1, Fraction = 000...0** 
  - ±Infinity
  - Can be used in subsequent calculations, avoiding need for overflow checkgnment Project Exam Help
- Exponent = 111...1, Fraction ≠ 000...0 https://powcoder.com
  - Not-a-Number (NaN)
    Add WeChat powcoder
  - Indicates illegal or undefined result
    - e.g., 0.0 / 0.0
  - Can be used in subsequent calculations

### **Floating-Point Addition**

- Consider a 4-digit decimal example
  - $-9.999 \times 10^{1} + 1.610 \times 10^{-1}$
- 1. Align decimal points
  - Shift number with smaller exponent Assignment Project Exam Help
  - $-9.999 \times 10^{1} + 0.016 \times 10^{1}$
- 2. Add significands <a href="https://powcoder.com">https://powcoder.com</a>
  - 9.999 × 101 + 0.046 dd 10/eC16 ad1 powrooder
- 3. Normalize result & check for over/underflow
  - $-1.0015 \times 10^{2}$
- 4. Round and renormalize if necessary
  - $-1.002 \times 10^{2}$

### **Floating-Point Addition**

- Now consider a 4-digit binary example
  - $1.000_2 \times 2^{-1} + -1.110_2 \times 2^{-2} (0.5 + -0.4375)$
- 1. Align binary points
  - Shift number with smaller exponent Exam Help
  - $1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1}$

https://powcoder.com

2. Add significands


- 
$$1.000_2 \times 2^{-1} + -0.144_2 \times 2^{-1} + -0.$$

- 3. Normalize result & check for over/underflow
  - $1.000_2 \times 2^{-4}$ , with no over/underflow
- 4. Round and renormalize if necessary
  - $1.000_2 \times 2^{-4}$  (no change) = 0.0625

#### **FP Adder Hardware**

- Much more complex than integer adder
- Doing it in one clock cycle would take too long
  - Much longer than integer operations
  - Slower clockswiguld pentalfizejall tinstructibles p
- FP adder usually takes several sycletr.com
  - Can be pipelined dd WeChat powcoder

#### **FP Adder Hardware**



# Floating-Point Multiplication

- **Consider a 4-digit decimal example** 
  - $1.110 \times 10^{10} \times 9.200 \times 10^{-5}$
- 1. Add exponents
  - For biased exponents, subtract bias from sum
  - New exponent Assignment Project Exam Help
- 2. Multiply significands https://powcoder.com
  - $1.110 \times 9.200 = 10.212 \implies 10.212 \times 10^{5}$
- 3. Normalize result & check for Scelvan Herrico der
  - $1.0212 \times 10^{6}$
- 4. Round and renormalize if necessary
  - $1.021 \times 10^{6}$
- 5. Determine sign of result from signs of operands
  - $+1.021 \times 10^{6}$

# Floating-Point Multiplication

- Now consider a 4-digit binary example
  - $1.000_{2} \times 2^{-1} \times -1.110_{2} \times 2^{-2} (0.5 \times -0.4375)$
- 1. Add exponents
  - Unbiased: -1 + -2 = -3
  - Biased: (-1 + 127) Si (=12 1111211) t=P-BG | 2521t-11272=1113 H (217)

- 2. Multiply significands https://powcoder.com  $1.000_2 \times 1.110_2 = 1.1102 \Rightarrow 1.110_2 \times 2^{-3}$
- 3. Normalize result & check for exchange moveder
  - $1.110_2 \times 2^{-3}$  (no change) with no over/underflow
- 4. Round and renormalize if necessary
  - $1.110_2 \times 2^{-3}$  (no change)
- 5. Determine sign:  $+ve \times -ve \Rightarrow -ve$ 
  - $-1.110_{2} \times 2^{-3} = -0.21875$

#### **FP Arithmetic Hardware**

- FP multiplier is of similar complexity to FP adder
  - But uses a multiplier for significands instead of an adder
- FP arithmetic hardware usually does
  - Addition, subtraction, multiplication, division, reciprocal, square-root
     https://powcoder.com
  - FP ↔ integer conversion Add WeChat powcoder
- Operations usually takes several cycles
  - Can be pipelined

#### FP Instructions in RISC-V

- Separate FP registers: f0, ..., f31
  - double-precision
  - single-precision values stored in the lower 32 bits
- FP instructions Appeigate conty long Peregisters Help
  - Programs generally don't do integer ops on FP data, or vice versa

- Add WeChat powcoder

   More registers with minimal code-size impact
- FP load and store instructions
  - flw, fld
  - fsw, fsd

#### **FP Instructions in RISC-V**

- Single-precision arithmetic
  - fadd.s, fsub.s, fmul.s, fdiv.s, fsqrt.s
     e.g., fadds.s f2, f4, f6
- Double-precision arithmetic
  - fadd.d, Assignment Project Byanfid elpd, fsqrt.d - e.g., fadd.d f2, f4, f6
- Single- and double-precision comparison
  - -feq.s, fltAdd Welchat powcoder
  - -feq.d, flt.d, fle.d
  - Result is 0 or 1 in integer destination register
    - Use beq, bne to branch on comparison result
- Branch on FP condition code true or false
  - B. cond

#### **FP Example: °F to °C**

C code:

```
float f2c (float fahr) {
  return ((5.0/9.0)*(fahr - 32.0));
}
```

- fahr in f10, result in f10, literals in global memory space Assignment Project Exam Help

Compiled RISC-V code:

```
f2c:

flw f0,const5(x3) // f0 = 5.0f
flw f1,const9(x3) e/hat powcoder
fdiv.s f0, f0, f1 // f0 = 5.0f / 9.0f
flw f1,const32(x3) // f1 = 32.0f
fsub.s f10,f10,f1 // f10 = fahr - 32.0
fmul.s f10,f0,f10 // f10 = (5.0f/9.0f) * (fahr-32.0f)
jalr x0,0(x1) // return
```

### FP Example: Array Multiplication

- $\blacksquare$   $C = C + A \times B$ 
  - All  $32 \times 32$  matrices, 64-bit double-precision elements
- C code:

Addresses of c, a, b in x10, x11, x12, and i, j, k in x5, x6, x7

### FP Example: Array Multiplication

#### RISC-V code:

```
mm: . . .
            1i
                 x28,32 // x28 = 32 (row size/loop end)
           li
                 x5.0
                             // i = 0; initialize 1st for loop
           1i \quad x6,0
                            // j = 0; initialize 2nd for loop
      L1:
           1i Assignment Project Examiliel pro for loop
                            // x30 = i * 2**5  (size of row of c)
          slli x30,x5,5
                   https://pwcpder.com/size(row) + i
             slli x30, x30.3 // x30 = byte offset of [i][j]
                                x30 = byte address of c[i][j]
            add
                    fld f0.0(x30) // f0 = c[i][i]
     L3: s11i \times 29.x7.5 // x29 = k * 2**5 (size of row of b)
               add x29, x29, x6 // x29 = k * size(row) + j
             slli x29,x29,3 // x29 = byte offset of [k][j]
               x29,x12,x29 // x29 = byte address of b[k][j]
            add
                    fld f1,0(x29) // f1 = b[k][j]
```

#### FP Example: Array Multiplication

```
slli x29, x5, 5 // x29 = i * 2**5 (size of row of a)
    add x29, x29, x7 // x29 = i * size(row) + k
  slli x29,x29,3 // x29 = byte offset of [i][k]
 add Assignificate Project Extendences of a[i][k]
         fld f2,0(x29) // f2 = a[i][k]
    fmul.dhftpsf://pfdwcodfer.com][k] * b[k][j]
fadd.d f0, f0, f1 \frac{1}{f} f0 = c[i][j] + a[i][k] * b[k][j]
          Add WeChat powedderk + 1
     bltu x7, x28, L3 // if (k < 32) go to L3
         fsd f0,0(x30) // c[i][j] = f0
           addi x6, x6, 1 // j = j + 1
     bltu x6,x28,L2 // if (j < 32) go to L2
           addi x5, x5, 1 // i = i + 1
     bltu x5, x28, L1 // if (i < 32) go to L1
```

#### **Accurate Arithmetic**

- IEEE Std 754 specifies additional rounding control
  - Extra bits of precision (guard, round, sticky)
  - Choice of rounding modes
  - Allows programment of fine fune humerically ehavior of a computation <a href="https://powcoder.com">https://powcoder.com</a>
- Not all FP units implement all options
  Add WeChat powcoder
  - Most programming languages and FP libraries just use defaults
- Trade-off between hardware complexity, performance, and market requirements

#### **Subword Parallellism**

- Graphics and audio applications can take advantage of performing simultaneous operations on short vectors
  - Example: 128-bit adder:
    - Sixteen & hit adds the Project Exam Help
    - Eight 16-bit adds//powcoder.com
- Four 32-bit adds Add WeChat powcoder Also called data-level parallelism, vector parallelism, or Single Instruction, Multiple Data (SIMD)

#### x86 FP Architecture

- Originally based on 8087 FP coprocessor
  - 8 × 80-bit extended-precision registers
  - Used as a push-down stack
  - Registers iAdeixedifrom TOSijST(OF, ST(1)) Help
- FP values are 32-bit or 64 in memory r.com
  - Converted on load/store of memory operand
  - Integer operands can also be converted on load/store
- Very difficult to generate and optimize code
  - Result: poor FP performance

#### **x86 FP Instructions**

Optional variations

Data-transfer on	<b>erand</b> Arithmetic	Compare	Transcendental
FILDP: papsopera	nd from stack nd from stack FISUBRE Mem/ST(i) FIMULE Mem/ST(i) SELEMON OF DELEMOST COL	FICOMP Examulielp	FPATAN F2XMI FCOS
FID1	FSQRT  mhinations allowes  FRNDINT	FSTSW AX/MAM	FPTAN FPREM FPSIN FYL2X

# **Streaming SIMD Extension 2 (SSE2)**

- Adds 4 × 128-bit registers
  - Extended to 8 registers in AMD64/EM64T
- Can be used for multiple FP operands
  - 2 × 64-bit Acube e precisionoject Exam Help
  - 4 × 32-bit doubletprecision coder.com
  - Instructions operate on them simultaneously
    - Single-Instruction Multiple-Data

### **Matrix Multiply**

#### Unoptimized code:

```
1. void dgemm (int n, double* A, double* B, double* C)
2. {
   for (int i = 0; iAssignment Project Exam Help
     for (int j = 0; j < n; ++j)
4.
                         https://powcoder.com
5.
      double cij = C[i+j*n]; /* cij = C[i][j] */
6.
      for (int k = 0; k < Add WeChat powcoder
7.
        cij += A[i+k*n] * B[k+j*n]; /* cij += A[i][k]*B[k][j] */
8.
     C[i+j*n] = cij; /* C[i][j] = cij */
9.
10.
     }
11. }
```

#### **Matrix Multiply**

#### x86 assembly code:

```
1. vmovsd (%r10),%xmm0 # Load 1 element of C into %xmm0
2. mov %rsi,%rcx # register %rcx = %rsi
3. xor %eax, %eax # register %eax = 0
4. vmovsd (%rcx), %xmm1s #gladehelement of Exam *xmm1p

5. add %r9, %rcx # register %rcx = %rcx + %r9
5. add %r9,%rcx
6. vmulsd (%r8,%rax,8),%xmmpdyMcdidely.&xmm, element of A
                       # register %rax = %rax + 1
7. add $0x1,%rax
                       #AdmbaWe@ahatop@wcoder
8. cmp %eax,%edi
9. vaddsd %xmm1,%xmm0,%xmm0 # Add %xmm1, %xmm0
10. jg 30 <dgemm+0x30> # jump if %eax > %edi
11. add $0x1,%r11d  # register %r11 = %r11 + 1
12. vmovsd %xmm0,(%r10) # Store %xmm0 into C element
```

### **Matrix Multiply**

#### Optimized C code:

```
1. #include <x86intrin.h>
2. void dgemm (int n, double* A, double* B, double* C)
3. {
              for ( int i = 0; Assignifent Project Exam Help for ( int j = 0; j < n; j++ ) {
5.
                            __m256d c0 = _mm256<mark>11ppd:pdf@ivivivoder:cenf</mark> C[i][j] */
7. for( int k = 0; k < n; k++)
8. c0 = _mm256_add_pd\(\frac{1}{2}\) \(\frac{1}{2}\) \(\frac{1}\) \(\frac{1}{2}\) \(\frac{1}{2
9.
                                                                                                                                                     _{mm256}_mul_pd(_{mm256}_load_pd(_{h+i+k*n}),
                                                                                                                                                                                                                                     _mm256_broadcast_sd(B+k+j*n)));
10.
                                _mm256_store_pd(C+i+j*n, c0); /* C[i][j] = c0 */
11.
12. }
13. }
```

### **Matrix Multiply**

#### Optimized x86 assembly code:

```
1. vmovapd (%r11),%ymm0
                         # Load 4 elements of C into %ymm0
2. mov %rbx,%rcx
                            # register %rcx = %rbx
                            # register %eax = 0
3. xor %eax, %eax
4. vbroadcastsd (%rax,%r8,1),%ymm1 # Make 4 copies of B element
5. add $0x8,%rax
6. vmulpd (%rcx),%ymm1,%ymm1 # Parallel mul %ymm1,4 A elements
7. add %r9,%rcx
8. cmp %r10,%rax
                            # compare %r10 to %rax
9. vaddpd %ymm1,%ymm0,%ymm0
                            # jump if not %r10 != %rax
10. jne 50 <dgemm+0x50>
11. add $0x1,%esi
                            # register % esi = % esi + 1
12. vmovapd %ymm0,(%r11) # Store %ymm0 into 4 C elements
```

### **Right Shift and Division**

- Left shift by i places multiplies an integer by 2i
- Right shift divides by 2<sup>i</sup>?
  - Only for unsigned integers
- For signed integersgnment Project Exam Help
  - Arithmetic right shift: replicate the sign bit
  - e.g., -5/4- Add WeChat powcoder -  $11111011_2 >> 2 = 11111110_2 = -2$ 
    - Rounds toward -∞
  - c.f.  $11111011_2 >>> 2 = 001111110_2 = +62$

### **Associativity**

- Parallel programs may interleave operations in unexpected orders
  - Assumptions of associativity may fail

	Assignment	Project Ex	am Help X <sup>+</sup> (y+z)
X	-1.5 <b>pt</b> - <del>1</del> .38	powcoder.c	om.50E+38
У	1.50E+38	0.00E+00	ode <u>5</u> 0E+38
Z	Add W	eChat powo	04e50E+38
		1.00E+00	0.00E+00

Need to validate parallel programs under varying degrees of parallelism

### Who Cares About FP Accuracy?

- Important for scientific code
  - But for everyday consumer use?
    - "My bank balance is out by 0.0002¢!" ⊗

Assignment Project Exam Help

- The Intel Pentium Floth bugpowcoder.com
  - The market expects accuracy, powcoder
  - See Colwell, *The Pentium Chronicles*

### **Concluding Remarks**

- Bits have no inherent meaning
  - Interpretation depends on the instructions applied
- Computer representations of numbers
  - Finite rangesang precision roject Exam Help
  - Need to account for this imprograms m
- ISAs support arithmetig WeChat powcoder
  - Signed and unsigned integers
  - Floating-point approximation to reals
- Bounded range and precision
  - Operations can overflow and underflow

### **Break**

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

#### **Administrivia**

- My office hour is in the Coffee House, not the Silo. The Silo is closed for construction.
- Maybe oops: https://en.wikipedia.org/wiki/ Kahan\_summation\_algorithm .
  Assignment Project Exam Help
- Tell me about errors in slides / in homework https://powcoder.com
- **Anyone try RARS?**
- Midterm philosophy Add WeChat powcoder
- No typing on the midterm
- Bring a calculator

### Problem: Design a "fast" ALU for the RISC-V ISA

- Requirements?
  - Must support the Arithmetic / Logic operations
  - Tradeoffs of cost and speed based on frequency of occurrence hardware hudget ct Exam Help

https://powcoder.com

Add WeChat powcoder

### **RISC-V ALU requirements**

- Add, Sub, AddI, AddI
  - => 2's complement adder/sub
- And, Or, AndI, OrI, Xor, Xori
  - => Logica AND hogical PROXOR Exam Help
- SLTI, SLTIU (set less than)://powcoder.com
  - => 2's complement adder with inverter, check sign bit of result
- See ALU from COD5E, appendix A.5

### MIPS arithmetic instruction format


#### I-format:

immediate	rs1	rs1 funct3		opcode	
12 bits	5 bits	3 bits	5 bits	7 bits	

Type funct **R-format:** Type ssignmen 0000000 **ADD** funct ADDI 9010011 00B 00,1,0,011 010 01100514it 111 | 0006bito **SLTIU ANDI** 0010011 | 111 0110011 | 100 | 0000000 **XOR** 00 0010011 | 110 ORI 0110011 | 010 | 0000000 **SLT** 00 **XORI** 0010011 | 100 0110011 | 011 | 0000000 **SLTU** 00

### Design Trick: divide & conquer

 Trick: Break the problem into simpler problems, solve them and glue together the solution




### Let's Build a ALU

#### Functional Specification:


- inputs: 2 x 32-bit operands A, B, 4-bit OPeration

outputs: 32-bit result S, 1-bit carry, 1 bit overflow

- operations Aadicus ube and roje cor Esta is Itule lp



### We already know how to do add/sub



### Control for +/-One bit controls three muxes. This is a "control point". Cout Full Adder roject Exam Help Add WeChat powcoder Cout Full Adder din How do we set this control point for add? subtract?

159



#### Assignment Project Exam Help


https://powcoder.com

Add WeChat powcoder

### **AND** and **OR**

- Consider ALU that supports two functions, AND and OR
- How do we do this?


#### Assignment Project Exam Help




#### AND and OR

Combinational logic:

Control bit OP is 0 for AND, 1 for OR



Hard with lots of functions! But let's do it anyway.



**OUT** 

0

0

0

0

**OP** 

0

0

Α

0

0

0

В

0

0

0

0

# 7-to-2 Combinational Logic S Cout o 0

\$tart turning the crank . . .

0


127

Assignment Proj	ect Exam	Help
https://powc	oder.com	
Add WeCha	t powcod	<del>er                                     </del>
l .	I	

### **AND** and **OR**

using a mux


Instead, generate several functions and use control bits to select



- Not easy to decide the "best" way to build something
  - Don't want too many inputs to a single gate
  - Don't want to have to go through too many gates
  - For our purposes, ease of comprehension is important


### **Supporting More Functions**

- With the mux approach, it's easy to add other functions
  - Like add




### **Supporting More Functions**

With the mux approach, it's easy to add other functions



### **Supporting More Functions**

With the mux approach, it's easy to add other functions



### Tailoring the ALU to RISC-V

- Need to support the set-on-less-than instruction (slt)
  - slt produces a 1 if rs < rt and 0 otherwise</li>
  - use subtraction: (a-b) < 0 implies a < b</li>
  - So now we vesigotanbias Bur jeesult x dow does this translate to slt operation? What do we have to test and where does it go?

Add WeChat powcoder

We test

- To produce the proper result, it goes in

### Tailoring the ALU to RISC-V

- Need to support the set-on-less-than instruction (slt)
  - slt produces a 1 if rs < rt and 0 otherwise</li>
  - use subtraction: (a-b) < 0 implies a < b</li>
  - So now we vesigotanbas Buo resultation to slt operation? What do we have to test and where does it go?
  - We test
    the highest (sign) bit (S[31])
  - To produce the proper result, it goes in the lowest bit (S[0])

### Why do you think the MIPS-V designers

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder


### Tailoring the ALU to the MIPS

- Need to support test for equality (beq \$t5, \$t6, LABEL)
  - use subtraction: (a-b) = 0 implies a = b
  - How do westest gifthen product is zero?m Help

https://powcoder.com


Add WeChat powcoder

### Original Diagram: bit-slice ALU



### **Revised Diagram**

LSB and MSB need to do a little extra



### **Behavioral Representation: Verilog**

```
module ALU(A, B, m, S, c, ovf);
input [0:31] A, B;
input [0:3] m;
output [0:31] S;
output c, ovf;
              Assignment Project Exam Help
                                                    m
reg [0:31] S;
reg c, ovf;
                  https://powcoder.com
always @(A, B, m) pedih We Chat powcoder
 case (m)
    0: S = A + B;
    1: S = A - B;
    2: S = ...
end
endmodule
```

### **Conclusion**


- We can build an ALU to support the RISC-V instruction set
  - key idea: use multiplexor to select the output we want
  - we can efficiently perform subtraction using two's complement
  - we can replicate a 1-bit ALU to produce a 32-bit ALU
    ASSIGNMENT Project Exam Help
- Important points about hardware
  https://powcoder.comall of the gates are always working
  - the speed of a gate is affected by the number of inputs to the gate
  - the speed of a circuit is affected by the number of gates in series

(on the "critical path" or the "deepest level of logic")

# **MIPS Opcode Map**


	2826			Opc	ode				
3129	0	1	2	3	4	5	6	7	
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ	
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI	
2	COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL	
3	DADDIε	DADDIUε	LDLε	LDRε	*	*	*	*	
4	LB	LH	LWL	LW	LBU	LHU	LWR	L <b>W</b> Uε	
5	SB	SH	SWL	SW	SDLε	SDRe	SWR	CACHE δ	
6	LL	LAVQ1C1	out/Pae	nt Pro	idet I	x ggh	Helb	LDε	
7	SC	SWC1	SWC2	*	SCDε	SDC1	SDC2	SDε	
				DECLAL					
53	20 0	1	https:	//bow	iunstige 1	.com	6	7	
0	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV	
1	JR	JALR	A *1 1 V	MaC1	SYSCALL	BREAK	*	SYNC	
2	MFHI	MTHI	Anda		Del DQ	wcode	SRLVε	DSRAVε	
3	MULT	MULTU	DIV	DIVU	DMULΤε	DMULTUε	DDIVε	DDIVUε	
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR	
5	*	*	SLT	SLTU	DADDε	DADDUε	DSUΒε	DSUBUε	
6	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*	
7	DSLLε	*	DSRLε	DSRAε	DSLL32ε	*	DSRL32ε	DSRA32ε	
'					_				
	1816		0	REGIM		_	0	7	
2019	0 DLT7	1 BGEZ	2	3	4 *	5	6	7	
0	BLTZ		BLTZL	BGEZL		*		*	
1	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*	
2	BLTZAL	BGEZAL	BLTZALL	BGEZALL	,,		,,		
3	- Ifrom MAID	* <del>C D/IOO N/I</del>	*	* or Hear's M	*	* Heinrich1	*	*	
	[from MIP'S R4000 Microprocessor User's Manual / Joe Heinrich]								

### **Encodings for ADD, SUB**



### **MIPS Opcode Map**


	2826			Opcode				
3129	0	1	2	3	4	5	6	7
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL
3	DADDIε	DADDIUε	LDLε	LDRε	*	*	*	*
4	LB	LH	LWL	LW	LBU	LHU	LWR	LWUε
5	SB	SH	SWL	SW	SDLε	SDRe	SWR	CACHE δ
6	LL	LAVQ1C1	olwoae	nt Pro	ieet I	xLagn	Helb	LDε
7	SC	SWC1	SWC2	*	SCDε	SDC1	SDC2	SDε
	20	4	https:	\$PECIAL <sub>X</sub>	iuotige <sub>1</sub>	. com	6	7
53 0	0 SLL	1 *		SRA	SLLV	*	SRLV	SRAV
			SRL			DDEAK	SHLV *	
1	JR	JALR	Add	WeCt	SYSCALL	BREAK		SYNC
2	MFHI	MTHI	AMELG	V M⊈MV	lapsi D/G	I	DSRLVε	DSRAVε
3	MULT	MULTU	DIV	DIVU	DMULΤε	DMULTUε	DDIVε	DDIVUε
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	*	*	SLT	SLTU	DADDε	DADDUε	DSUΒε	DSUBUε
6	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	DSLLε	*	DSRLε	DSRAε	DSLL32ε	*	DSRL32ε	DSRA32ε
	1816			REGIM		_		_
2019	0	1	2	3	4	5	6	7
0	BLTZ	BGEZ	BLTZL	BGEZL	,		,	
1	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	π	*
3	*	*	*	*	*	*	*	*
	Itrom MIP	S R4000 Mi	croprocess	or User's N	ianual / Joe	Heinrich] '		



# MIPS Opcode Map

	2826 Opcode							
3129	0	1	2	3	4	5	6	7
0	SPECIAL	REGIMM	<u> </u>	JAL	BEO	BNE	RLE7	RGT7
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	COPU	COPT	COPZ	*	BEQL	BNEL	BLEZL	BGTZL
3	DADDIε	DADDIUε	LDLε	LDRε	*	*	*	*
4	LB	LH	LWL	LW	LBU	LHU	LWR	L <b>W</b> Uε
5	SB	SH	SWL	SW	SDLE	SDRe	SWR	CACHE δ
6	LL	LAVQ1C1	out//Pae	nt Pro	idet I	$\mathbf{x}$	Help	LDε
7	SC	SWC1	SWC2	*	SCDε	SDC1	SDC2	SDε
'	0.0							
53	20 0	1	https:	//pow	tunstige <sub>1</sub>	.com	6	7
0	SLL	*	SRL	SRA	SLLV	π	SRLV	SRAV
1	JR	JALR	Λ *1.1 \	WaC1	SYSCALL	BREAK	*	SYNC
2	MFHI	MTHI	AMELO		ladsi DQ	wcode	DSRLVε	DSRAVε
3	MULT	MULTU	DIV	DIVU	DMŪLΤε	$DMULTU\epsilon$	DDIVε	DDIVUε
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	*	*	SLT	SLTU	DADDε	DADDUε	DSUΒε	DSUBUarepsilon
6	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	DSLLε	*	DSRLε	DSRAε	DSLL32ε	*	DSRL32ε	DSRA32ε
·								
	1816	4	0	REGIM		Е	0	7
2019	0 BLTZ	BGEZ	2 BLTZL	3 BGEZL	4 *	5 *	6 *	7 *
1	TGEI	TGEIU	TLTI	TLTIU	TEOL	*	TNIEI	*
2					TEQI *	*	TNEI *	*
3	BLTZAL *	BGEZAL *	BLTZALL *	BGEZALL *	*	*	*	*
3	[from MIP	S R4000 Mi	croprocess	or User's N	lanual / Joe	Heinrich]		


# MIPS arithmetic instruction format



# MIPS Opcode Map

	2826			Opc	ode			
3129	0	1	2	3	4	5	6	7
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL
3	DADDIε	DADDIUε	LDLε	LDRε	*	*	*	*
4	LB	LH	LWL	LW	LBU	LHU	LWR	LWUε
5	SB	SH	SWL	SW	SDLε	SDRe	SWR	CACHE δ
6	LL	LAVQ1	OLIMPA P	nt Pro	idet I	x gg	Herb	LDε
7	SC	SWC1	SWC2	*	SCDε	SDC1	SDC2	SDε
53	20	1	https:	/bow	tunction COMET	.com	6	7
0	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	JR	JALK	A Å 4 1	1/201	SYSCALL	BREAK		SYNC
2	MFHI	MTHI	AMPLO	NMAGT.	raper 5/6	webut	DSRLVε	DSRAVε
3	MULT	MULTU	DIV	DIVU	DMULΤε	$DMULTU\epsilon$	DDIVε	DDIVUε
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	*	*	SLT	SLTU	DADDε	DADDUε	DSUΒε	DSUBUε
6	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	DSLLε	*	DSRLε	DSRAε	DSLL32ε	*	DSRL32ε	DSRA32ε
					_			
	1816	4	0	REGIM		г	0	7
2019	BLTZ	BGEZ	2 BLTZL	3 BGEZL	4 *	<u>5</u>	6 *	7 *
1	TGEI	TGEIU	TLTI	TLTIU	TEOL	*	TNIFI	*
					TEQI *	*	TNEI	*
2	BLTZAL *	BGEZAL *	BLTZALL *	BGEZALL	*	*	*	*
3	[from MIP	S R4000 Mi	croprocess		lanual / Joe			

### MIPS arithmetic instruction format



# MIPS Opcode Map

	2826			Opc	ode			
3129	0	1	2	3	4	5	6	7
0	SPECIAL	REGIMM		JAL	BEO	BNE	RLF7	RGT7
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	COPU	COPT	COPZ	*	BEQL	RNEL	BLEZL	BGTZL
3	DADDIε	DADDIUε	LDLε	LDRε	*	*	*	*
4	LB	LH	LWL	LW	LBU	LHU	LWR	LWUε
5	SB	SH	SWL	SW	SDLε	SDRe	SWR	CACHE δ
6	LL	LAVQ1C1	out//Pae	nt Pro	idet I	x gg	Helb	LDε
7	SC	SWC1	SWC2	*	SCDε	SDC1	SDC2	SDε
'	0.0							
53	20 0	1	https:	//pow	twotiger	.com	6	7
0	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	JR	JALR	Λ *1.1 V	X/- (1)	SYSCALL	BREAK	*	SYNC
2	MFHI	MTHI	AMELO	V MPLOI	Tabsi DVO	wcode	DSRLVε	DSRAVε
3	MULT	MULTU	DiÀ	DİVU	DMULT <sub>C</sub>	<b>DMULTU</b> e	DDIVe	DDIVUe
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	٨	^	SLI	SLIU	DADDε	DADDUε	DSUBe	DSUBUε
6	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	DSLLε	*	DSRLε	DSRAε	DSLL32ε	*	DSRL32ε	DSRA32ε
'								
	1816		0	REGIM		_	0	7
2019	0 DLT7	BGEZ	2	3	4	5	6	7
0	BLTZ		BLTZL	BGEZL		_		
1	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	BLTZAL	BGEZAL	BLTZALL	BGEZALL	^		^	
3	*	*	*	*	*	*	*	*
	Trom MIP	5 K4000 Mil	croprocess	or User's M	lanual / Joe	Heinrich]		

#### MIPS arithmetic instruction format

