Lecture 6:

Assignment Project Exam Help 3


https://powcoder.com

Add WeChat powcoder

John Owens
Introduction to Computer Architecture
UC Davis EEC 170, Winter 2021

Cascading Adders

- Cascade Full Adders to make multibit adder:
- \blacksquare A+B=S



But What About Performance?


- Critical path of one bitslice is CP
- **Critical path of n-bit rippled-carry** adder is n*CP
 - Thought experiment Project Exam Halphi
 - Result1 1-bit - @ 7 nm: F04 is 2.5 ps, B1 https://powcoder.com

A0

B0

A2

- 2 gate delays * 64b = 320 ps
- 4 GHz clock period is 250 ps
- **Design Trick:**
 - Throw hardware at it



CarryIn2

CarryIn0

Result0


Result2

Truth Table for Adder Bit Slice


3 inputs (A, B, Cin); 2 outputs (Sum, Cout)

Α	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1 https	Ø/powcoder.c	d m	0=Cin
0	1 Add	WeChat power	0 coder	1=Cin
1	0	0	1	0=Cin
1	0	1	0	1=Cin
1	1	0	0	1
1	1	1	1	1


Carry Look Ahead (Design trick: peek)




CLA vs. Ripple



Cascaded Carry Look-ahead (16-bit)




Design Trick: Guess (or "Precompute")




Assignment Project Exam Help

CP(2n) = CP(n) + CP(mux)



Carry Skip Adder: reduce worst case delay



- Just speed up the slowest case for each block
- Exercise: optimal design uses variable block sizes (why?)

Adder Lessons

- Reuse hardware if possible
 - +/- reuse is compelling argument for 2's complement
- For higher performance:
 - Look for critical path, opping ze for itam Help Reorganize equations [propagate/generate/carry lookahead]
 - Precompute [carry save]

 Add WeChat powcoder
 - Reduce worst-case delay [carry skip]

Multiply (unsigned)

Paper and pencil example (unsigned):

```
Multiplier x 1001
1000
0000
Accomment Project Exam Help
1000
Product 01001000s://powcoder.com
```

- m bits x n bits = m+n bit product chat powcoder
- Binary makes it easy:

```
    0 => place 0 (0 x multiplicand)
    1 => place a copy (1 x multiplicand)
```


- 4 versions of multiply hardware & algorithm (see book):
 - successive refinement

m bits x n bits signment phitcpeaduatlp

https://powcoder.com

How do we stored W28b nesult from a 64b x 64b multiply?

Unsigned Combinational Multiplier



Unsigned Combinational Multiplier

- At each stage shift A left (multiply it by 2)
- Use next bit of B to determine whether to adding hifted nt Project multiplicand (Stage i accumulates A * 2i if BPS://PO**COCE
- Accumulate 2n bit Add WeChat partial product at each stage
- Q: How much hardware for 32 bit multiplier? Critical path?

 B_2

Ba

 A_2

 A_1

 A_0

R,

 A_2

 A_0

 A_1


A۵

A

 P_{μ}


Unsigned shift-add multiplier (version 1)

 64-bit Multiplicand reg, 64-bit ALU, 64-bit Product reg, 32-bit multiplier reg




Multiplier = datapath + control

Multiply Algorithm V1




How can we make this more efficient?

Remember original combinational multiplier:




Simply warp to let product move right...



Multiplicand stays still and product moves right


Multiply Hardware Version 3

- 32-bit Multiplicand reg, 32 -bit ALU, 64-bit Product reg, (0-bit Multiplier reg)
 - Your book has details on this



Faster Multiplier

- Uses multiple adders
 - Cost/performance tradeoff



- Can be pipelined
 - Several multiplications performed in parallel

Motivation for Booth's Algorithm

Example 2 \times 6 = 0010 \times 0110:

```
x 0110
+ 0000 Assignment Project Exam Help
+ 0010 addttpl:/ipo.mud.teiplier)
+ 0010 add (1 in multiplier)
+ 0000 shifted We Ghatmon We pleter)
0001100
```

Motivation for Booth's Algorithm

ALU with add or subtract can get same result in more than one way:

```
■ 6 = 4 + 2 = -2 + 8


0110 = -00010 + 01000 = 11110 + 01000

_ Assignment Project Exam Help
```

■ For example:

```
x 0110 (6 in witiplicand)
- 0000 shift (0 in multiplier)
- 0000 shift (mid string of 1s)
+ 0010 add (prior step had last 1)
- 00001100
```

Booth's Algorithm



	Current Bit	Bit	to the Right Explanation Example	O p
•	1	0	Assignmengiprojeceffxampqq1111000	sub
•	1	1	Middle of run of 1s 00011111000	none
	0	1	https:Engoyvanderscom0001111000	add
	0	0	Add Wethat powcoder	none

- Originally for speed (when shift was faster than add)
- Replace a string of 1s in multiplier with an initial subtract when we first see a one and then later add for the bit after the last one
- Handles two's complement!

Booth's Example (2 x 7)

Big picture: Treat 7 as 8 - 1

Operation	Multiplicand	Product	next?
0. initial value	0010	0000 0111 0	10 -> sub
1a. P = P - m	0010 + 1110->	1110 0111 0	shift P (sign ext)
1b.	001Assignmen	t Project Exam Help	11 -> nop, shift
2.	0010 https://	/ <mark>1111 1001 1</mark> /powcoder.com	11 -> nop, shift
3.	0010	1111 1100 1	01 -> add
4a.	0010 + 0010->	VeChat powcoder	shift
4b.	0010	0000 1110 0	done

Blue + red = multiplier (red is 2 bits to compare); Green = arithmetic ops; Black = product

Booth's Example (2 x -3)

Operation	Multiplicand	Product	next?
0. initial value	0010	0000 1101 0	10 -> sub
1a. P = P - m	1110 + 1110	1110 110 1 0	shift P (sign ext)
1b.	0010 Assignmen	nt Project Exam Hel	01 -> add + 0010
2a.		0001 0110 1 /powcoder.com	shift P
2b.	0010	VeChat powcoder	10 -> sub
3a.	0010	1110 101 1 0	shift
3b.	0010	1111 010 1 1	11 -> nop
4a.		1111 010 1 1	shift
4b.	0010	1111 1010 1	done

Blue + red = multiplier (red is 2 bits to compare); Green = arithmetic ops; Black = product

Radix-4 Modified Booth's Algorithm

Current Bits	Bit to the Right	Explanation	Example	Recode
00	0	Middle of zeros	00 00 00 00 00	0
01	0	Single one	00 00 00 01 00	1
10	0 As	ssignmenginsrungels	Exam ¹ Heps	-2
11	0	Begins run of 1s https://powcode	00 01 11 11 00	-1
00	1	Add Merchatspo	w@@fPr 11 00	1
01	1	Ends run of 1s	00 <u>01</u> 11 11 00	2
10	1	Isolated 0	00 11 <u>10</u> 11 00	-1
11	1	Middle of run	00 11 <u>11</u> 11 00	0

Same insight as one-bit Booth's, simply adjust for alignment of 2 bits.

Allows multiplication 2 bits at a time.

RISC-V Multiplication Support

- Four multiply instructions:
 - mul: multiply
 - Gives the lower 64 bits of the product
 - mulh: multiply high
 - Gives the upper 64 bits of the product, assuming the operands are signed

 https://powcoder.com
 - mulhu: multiply high unsigned
 - Gives the upper 64 bits of the product, assuming the operands are unsigned
 - mulhsu: multiply high signed/unsigned
 - Gives the upper 64 bits of the product, assuming one operand is signed and the other unsigned
 - Use mulh result to check for 64-bit overflow

RISC-V Support for multiply

"If both the high and low bits of the same product are required, then the recommended code sequence is: MULH[[S]U] rdh, rs1, rs2; MUL rdl, rs1, rs2 (source register specifiers must be in same order and rdh cannot be the same as rs1 or Assignment Project Exam Help rs2). Microarchitectures can then fuse these into a single multiply operation instead of performing two separate multiplies."

Add WeChat powcoder

Multiplication Summary

- Iterative algorithm
- Design techniques:
 - Analyze hardware—what's not in use?
 - Spend more traighware to get thigher aper for hance
 - Booth's Algorithm ps. more general (2's complement)
 - Booth's Algorithm recoding is powerful technique to think about problem in a different way
 - Booth's Algorithm—more bits at once gives higher performance

RISC-V Support for divide

- 4 instructions:
 - -{div, divu, rem, remu} rd, rs1, rs2
 - div:rs1/rs2, treat as signed
 - divu:rs1/rs2, treat as unsigned
 - rem: rs1 mod Azstiem msignteProject Exam Help
- remu: rs1 mod rs2, treat as unsigned https://powcoder.com
 "If both the quotient and remainder are required from the same division, the recommended code sequence is: Dre Charge was ders 2; REM[U] rdr, rs1, rs2 (rdq cannot be the same as rs1 or rs2). Microarchitectures can then fuse these into a single divide operation instead of performing two separate divides."
- Overflow and division-by-zero don't produce errors
 - Just return defined results
 - Faster for the common case of no error

MIPS Support for multiply/divide

- Rather than target the general-purpose registers:
 - mul placed its output into two special hi and lo registers
 - div placed its divide output into lo and its rem output into
 hi Assignment Project Exam Help
 - MIPS provided mftbo: apd mtbilinstructions (destination: general-purpose register)
 Add WeChat powcoder


Divide: Paper & Pencil

```
1001
                                  Quotient
                                  Dividend
Divisor
           1000
                     1001010
                    -1000
               Assignment Project Exam Help
                   https://powcodercombdulo result)
```

- Add WeChat powcoder
 See how big a number can be subtracted, creating quotient bit on each step
 - Binary => 1 * divisor or 0 * divisor
- Dividend = Quotient x Divisor + Remainder
- 3 versions of divide, successive refinement

Divide Hardware Version 1

64-bit Divisor reg, 64-bit ALU, 64-bit Remainder reg, 32-bit
 Quotient reg



Divide Algorithm V1

- Takes n+1 steps for n-bit Quotient & Rem.
- Remainder Quotient Divisor0000 0111 0000 0010 0000

1. Subtract the Divisor register from the Remainder register, and place the result in the Remainder register.

Start: Place Dividend in Remainder

Assignment Project Exam

2a. Shift the
Quotient register://polycetter to the left setting the new rightmost bit to 1. Add We Chaheweast oghter to the left setting the new rightmost bit to 1. Add We Chaheweast oghter to the left setting the new rightmost bit to 1. Add We Chaheweast oghter the left setting the le

2b. Restore the original value by adding the
Divisor register to the Remainder register, &
place the sum in the Remainder register. Also
shift the Quotient register to the left, setting

Changoest of Officant bit to 0.

"restoring" division

Test

Remainder

3. Shift the Divisor register right1 bit.

Remainder > 0

repetition?

n+1

No: < n+1 repetitions

Yes: n+1 repetitions (n = 4 here)

Done


Remainder < 0

Divide Algorithm I example (7 / 2)


```
Remainder Quotient
                       Divisor
          0000 0111
                            000000010 0000
1:1110
              00000
                       0010 0000
                                              Answer:
              00000
2:0000
                       0010
                             0000
                                              Quotient = 3
              00000
3:0000
       0111
                       0001
                             0000
                                              Remainder = 1
              48812hment Project Exam Help
1:1111
       0111
2:0000
       0111
              00000
3:0000
       0111
              000 Atps 99 Bowledder.com
                       0000
       1111
               00000
1:1111
              00000dd 0000Thapbowcoder
2:0000
       0111
              00000
3:0000
       0111
1:0000
                       0000
                             0100
       0011
              00000
2:0000
                       0000
       0011
              00001
                             0100
3:0000
       0011
                       0000
                             0010
              00001
1:0000
                             0010
       0001
              00001
                       0000
2:0000
       0001
                       0000 0010
               00011
3:0000 0001
               00011
                             0001
                       0000
```

Divide Hardware Version 3

 32-bit Divisor reg, 32 -bit ALU, 64-bit Remainder reg, (0-bit Quotient reg)




Final Multiply / Divide Hardware



SRT Division

D. Sweeney of IBM, J.E. Robertson of the University of Illinois, and T.D. Tocher of Imperial College, London




SRT Division

- Intel Pentium divide implementation: SRT division with 2 bits/iteration (radix 4)
- Allows negative entries
- 1066 entries in lookup table Project Exam Help

https://powcoder.com

Add WeChat powcoder



[http://members.cox.net/srice1/pentbug/introduction.html]

Faster Division

- Can't use parallel hardware as in multiplier
 - Subtraction is conditional on sign of remainder
- Faster dividers (e.g. SRT division) generate multiple quotient bits per step Assignment Project Exam Help
 - Still require multiple steps https://powcoder.com

Add WeChat powcoder

Division Lessons

- In practice, slower than multiplication
 - Also less frequent
 - But, in the simple case, can use same hardware!
- Generates quotientand cembinder together Help
- Floating-point division faster than integral division (why?)
- Similar hardware lessons as multiplier:
 - Look for unused hardware
 - Can process multiple bits at once at cost of extra hardware

RISC-V logical instructions

Instruction	Meaning	Pseudocode
XORI rd,rs1,imm	Exclusive Or Immediate	rd ← ux(rs1) ⊕ ux(imm)
ORI rd,rs1,imm	Or Immediate	$rd \leftarrow ux(rs1) \lor ux(imm)$
ANDI rd,rs1,imm	And Immediate signment Project Exam H	$rd \leftarrow ux(rs1) \wedge ux(imm)$
SLLI rd,rs1,imm	signment Project Exam H	rd ← ux(rs1) « ux(imm)
SRLI rd,rs1,imm	https://poweederieem	$rd \leftarrow ux(rs1) \otimes ux(imm)$
SRAI rd,rs1,imm	Shift Right Arithmetic Immediate Add WeChat powcoder Shift Left Logical	$rd \leftarrow sx(rs1) » ux(imm)$
SLL rd,rs1,rs2	Shift Left Logical	rd ← ux(rs1) « rs2
XOR rd,rs1,rs2	Exclusive Or	rd ← ux(rs1) ⊕ ux(rs2)
SRL rd,rs1,rs2	Shift Right Logical	rd ← ux(rs1) » rs2
SRA rd,rs1,rs2	Shift Right Arithmetic	rd ← sx(rs1) » rs2
OR rd,rs1,rs2	Or	$rd \leftarrow ux(rs1) \lor ux(rs2)$
AND rd,rs1,rs2	And	$rd \leftarrow ux(rs1) \wedge ux(rs2)$

Manipulating Bits with Shift, Or, And

```
Mask out exponent with and
Right shift 23 bits to get
00000000000000000000000 ENEWENEW
         https://powcoder.com
Left shift 23 bits to get
Add WeChat powcoder
Zero out old exponent
& 1 00000000 1111111111111111111111111
Or in new exponent
```

Shift Operations

- Arithmetic operation:
 - Example: 00011 << 2 [3 left shift 2]
 - -00011 << 2 = 01100 = 12 = 2*4
 - Each bit shifted left ent multiply by two Help
 - Example: 01010 20 51/10 right shift of h
 - $01010 >> 1_{Add} 00101_{Chat} = 10/2_{Chat}$
 - Each bit shifted right == divide by two
 - Why?
 - Compilers do this—"strength reduction"

Shift Operations

- With left shift, what do we shift in?
 - 00011 << 2 = 01100 (arithmetic)
 - 0000XXXX << 4 = XXXX0000 (logical)
 - We shifted in zegnesent Project Exam Help
- How about right shift? https://powcoder.com

- XXXX0000 >> 4 = 0000XXXX (logical)
 - Shifted in zero

 Add WeChat powcoder
- 00110 (= 6) >> 1 = 00011 (3) (arithmetic)
 - Shifted in zero
- 11110 (= -2) >> 1 = 11111 (-1) (arithmetic)
 - Shifted in one

Shift Operations

- How about right shift?
 - XXXX0000 >> 4 = 0000XXXX: Logical shift
 - Shifted in zero
 - 00110 (= 6) >> 1 = 00011 (3) 11110 (=-2) >> 1 = 11111 (-1): Arithmetic shift
 - Shifted in Significant Project Exam Help
- RISC-V supports both logical and arithmetic:

 slli, srai, srli: Shift amount taken from within instruction ("imm")


funct6	shamt	u vyeci	ratuner3vo	rouer	opcode	
6 bits	6 bits	5 bits	3 bits	5 bits	7 bits	
funct7	rs2	rs1	funct3	rd	opcode	
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

- sll, sra, srl: shift amount taken from register ("variable")
- How far can we shift with slli/srai/slli? With sll/sra/srl?

Combinational Shifter from MUXes


Basic Building Block

8-bit right shifter



- What comes in the MSBs?
- How many levels for 64-bit shifter?
- What if we use 4-1 Muxes?

General Shift Right Scheme using 16 bit example



 If we added right-to-left connections, we could support ROTATE (not in RISC-V but found in other ISAs)

Funnel Shifter

■ Shift A by i bits

Problem: Set Y, X, sa

Extract 64 bits of 128 (sa selects which bits)

Logical:


Assignment Project Exam Help

https://powcoder.com

R


Rotate:

Left shifts:



Barrel Shifter

Technology-dependent solutions: transistor per switch



Shifter Summary


- Shifts common in logical ops, also in arithmetic
- RISC-V has:
 - 2 flavors of shift: logical and arithmetic
 - 2 directions of ishifterightranjedeft xam Help
 - 2 sources for shift amount; immediate variable
- Lots of cool shift algorithms but powcoder
 - Barrel shifter prevalent in today's hardware

Floating Point


- Representation for non-integral numbers
 - Including very small and very large numbers
- Like scientific notation
 - -2.34 × 104ssignment Project Project Help
 - +0.002 × 10⁻⁴ https://powcoder.commalized
 - +987.02 × 10⁹ Add WeChat powcoder
- In binary
 - $\pm 1.xxxxxxxx_2 \times 2$
- Types float and double in C

Floating Point Standard


- Defined by IEEE Std 754-1985
- Developed in response to divergence of representations
 - Portability issues for scientific code
- Now almost universallynadoptedject Exam Help
- Two representations://powcoder.com
 - Single precision (32-bit) Chat powcoder
 - Double precision (64-bit)



Floating-point Formats



Single-precision (32) bits://powcoder.com



■ Double precision (64 bits)

IEEE Floating-Point Format

$$x = (-1)^{S} \times (1 + Fraction) \times 2^{(Exponent-Bias)}$$

- S: sign bit $(0 \Rightarrow non-negative, 1 \Rightarrow negative)$
- Normalize significand: $1.0 \le |\text{significand}| < 2.0$
- single: 8 bits double: 11 bits

Fraction:

single: 23 bits

double: 52 bits

Exponent:

- Always has a leading pre-binary-point 1 bit, so no need to represent it explicitly (hidden bit).com
- Significand is Fraction with the "1" restored
- Exponent: excess representation: actual exponent + Bias
 - Ensures exponent is unsigned
 - Single: Bias = 127; Double: Bias = 1023

Single-Precision Range

- **Exponents 00000000 and 111111111 reserved**
- Smallest value
 - **Exponent: 00000001**

Fraction: $000...00 \Rightarrow \text{significand} = 1.0$ $\frac{\text{https://powcoder.com}}{\text{t1.0} \times 2^{-126} \approx \pm 1.2 \times 10^{-38}}$

Largest value

Add WeChat powcoder

exponent: 111111110 \Rightarrow actual exponent = 254 - 127 = +127

- Fraction: $111...11 \Rightarrow significand \approx 2.0$
- $\pm 2.0 \times 2^{+127} \approx \pm 3.4 \times 10^{+38}$

Double-Precision Range

- **Exponents 0000...00 and 1111...11 reserved**
- Smallest value
 - **Exponent: 0000000001**
 - ⇒ actual exponent = 1 1023 = –1022 Assignment Project Exam Help
 - Fraction: $000...00 \Rightarrow \text{significand} = 1.0$ $\frac{\text{https://powcoder.com}}{\text{ttps://powcoder.com}}$ $\pm 1.0 \times 2^{-1022} \approx \pm 2.2 \times 10^{-308}$

Largest value

Add WeChat powcoder

- **Exponent: 11111111110** \Rightarrow actual exponent = 2046 - 1023 = +1023
- Fraction: $111...11 \Rightarrow significand \approx 2.0$
- $+2.0 \times 2 + 1023 \approx +1.8 \times 10 + 308$

Floating-Point Precision

- **Relative precision**
 - all fraction bits are significant
 - Single: approx 2⁻²³
 - Equivalentstig 22 melog Project No. 3 and Heelmal digits of precision https://powcoder.com
 - **Double: approx 2**⁻⁵²

- Equivalent to $52 \times \log_{10} 2 \approx 52 \times 0.3 \approx 16$ decimal digits of precision

Floating-Point Example

- **Represent** -0.75 = -(0.5 + 0.25) = -(1.0 + 0.5) / 2
 - $-0.75 = (-1)^{1} \times 1.1_{2} \times 2^{-1}$
 - S = 1
 - Fraction = Assignment Project Exam Help
 - Exponent = $-1 \frac{\text{httpias}}{\text{powcoder.com}}$
 - Single: -1 + 127d= 1276 € 1921 1270 der
 - Double: $-1 + 1023 = 1022 = 0111111111110_2$
- Single: 10111111101000...00
- Double: 10111111111101000...00

Floating-Point Example

What number is represented by the single-precision float

11000000101000...00

- S = 1
- Fraction = Alogomethe Project Exam Help
- Fxponent = 10000001, = 129 https://powcoder.com
- $x = (-1)^{1} \times (1 + .01_{2}) \times 2^{(129-127)}$ Add WeChat powcoder $= (-1) \times 1.25 \times 2^{2}$ = -5.0

Denormal Numbers

■ Exponent = $000...0 \Rightarrow \text{hidden bit is } 0$

$$x = (-1)^{S} \times (0 + Fraction) \times 2^{-Bias}$$

- Smaller than normal numbers
 - allow for gradual the deprow, with dominishing precision
- Denormal with fraction → Denormal with → Denormal with → Denormal with → Denormal with → Deno

$$x = (-1)^{S} \times (0 + 0) \times 2^{-Bias} = \pm 0.0$$

Two representations of 0.0!

Infinities and NaNs

- **Exponent = 111...1, Fraction = 000...0**
 - ±Infinity
 - Can be used in subsequent calculations, avoiding need for overflow checkgnment Project Exam Help
- Exponent = 111...1, Fraction ≠ 000...0 https://powcoder.com
 - Not-a-Number (NaN)
 Add WeChat powcoder
 - Indicates illegal or undefined result
 - e.g., 0.0 / 0.0
 - Can be used in subsequent calculations

Half-precision Floating Point

