L13_1 Pipelining_ExecutionExample https://powcoder.com

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

- Ability to trace the execution of instructions through the pipeline datapath implementation for LC2K.
- Understand the flow of edata through the data bath and between pipeline stages.

 https://powcoder.com

Add WeChat powcoder




Sample Code (Simple)

Let us run the following code on pipelined LC2K2x:




Time Graphs (a.k.a. Pipe Trace)



A vertical slice reports the entire activity of the pipeline at time 5


Pipeline Datapath






Time 0 - Initial State






Time 1 - Fetch: **add 1 2 3**






Time 2 - Fetch: nor 4 5 6






Time 3 - Fetch: **1w** 2 4 20






Time 4 - Fetch: **add** 2 5 5






Time 5 - Fetch: sw 3 7 10






Time 6 – No More Instructions






Time 7 – No More Instructions






Time 8 – No More Instructions






Time 9 – No More Instructions







Time Graphs (a.k.a. Pipe Trace)



A vertical slice reports the entire activity of the pipeline at time 5




What Can Go Wrong?

• Data hazards: since register reads occur in stage 2 and register writes occur in stage 5 it is possible to read the mong Project of Exism Help about to be written.

• Control hazards: A branch instruction may change the PC, but not Antil Wage At p Whatder do we fetch before that?

 Exceptions: How do you handle exceptions in a pipelined processor with 5 instructions in flight?



Logistics

- There are 3 videos for lecture 13
 - L13_1 Pipelining_Execution-Example
 - L13_2 Data-Hazakdsignment Project Exam Help
- L13_3 Data-Hazards_Detect-and-Stall https://powcoder.com
 There is one worksheet for lecture 13
- - Add WeChat powcoder 1. L13 worksheet

L13_2 Assignment Project Exam Help Data-Hazards https://powcoder.com

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

- Ability to identify data dependencies between instructions.
- To differentiate between data dependencies and data hazards.
- To identify the approaches to resolving data hazards.

https://powcoder.com

Add WeChat powcoder

Data Hazards



- Register reads occur in stage 2 and register writes occur in stage 5
 - It is possible to read the wrong value if it is about to be written.

Assignment Project Exam Help

- Data hazards occur when the pipeline must be stalled because one step must wait for another to complete.
 - Data hazards arise from Atde de pentian que of one that is still in the pipeline

```
Example: AND gate using NOR nor 1 1 2 nor 3 3 4 nor 2 4 5
```






- Fetch: read instruction from memory
- Decode: read source operands from reg
- Execute: calculate nor Assignment Project Exam Help
- Memory: pass results the treet pageoder.com
- Writeback: write sum intodregisten fibe wooder

Data Dependency - Example





If not careful, nor will read a stale value of register 4

RAW dependency: Read-After-Write





```
nor 3 3 4 5

time Assignment Project Exam Help

nor fetch decode execute: //powcoder.com

fetch decode execute: //powcoder.com

Add WeChat powcoder

decode writeback
```

Assume Register File gives the right value of register 4 when read/written during <u>same</u> cycle. This is consistent with most processors (ARM/x86), <u>but not Project 3</u>.





- Data Dependency: one instruction uses the result of a previous one
 - Does not necessarily cause a problem
- Data Hazard: one instriction has a leafed a dependency that will cause a problem if we do not "deal with it" powcoder.com

Add WeChat powcoder





Problem: Which of these instructions has a data dependency on an earlier one?

Which of those are data hazards?

Assignment Project Exam Halp												
0	add	1	2	3	Assignment Project Exam Help add 1 2 3							
1	nor				https://powcoder.com beq 3 4 1							
2	add	6	3	7	2 add 3 5 6							
3	_			10	Add WeChat powcoderadd 3 6 7							
4	SW	6	2	12								





Problem: Which of these instructions has a data dependency on an earlier one? Which of those are data hazards?

Assignment Ducioet Even Help													
	0	add	1	2	3	Assignment Project Exam Help add 1 2 3							
	1	nor	3	4/	5	https://powcoder.com beq 3 1							
	2	add	6	3	7	2 add 3 5 6							
	3	lw	3	6	10	Add WeChat powcodendd 3 6 7							
	4	SW	6	2	12								






- Avoid
 - Make sure there are no hazards in the code
- - If hazards exist, stall the processor until they go away
- Detect and Forward
 - If hazards exist, fix up the pipeline to get the correct value (if possible)





- Assume the programmer (or the compiler) knows about the processor implementation.
 - Make sure no hazakdsiewintnent Project Exam Help
 - Put noops between any dependent instructions. https://powcoder.com



Avoid all Hazards: Problems



- Old programs (legacy code) may not run correctly on new implementations
 - Longer pipelines nassignmento Project Exam Help
- Programs get larger as noops are included ntips://powcoder.com
 - Especially a problem for machines that try to execute more than one instruction every cycle Add WeChat powcoder
 - Intel EPIC: Often 25% 40% of instructions are noops
- Program execution is slower
 - CPI is 1, but some instructions are noops

Logistics

- There are 3 videos for lecture 13
 - L13_1 Pipelining_Execution-Example
 - L13_2 Data-Hazakdsignment Project Exam Help
- L13_3 Data-Hazards_Detect-and-Stall https://powcoder.com
 There is one worksheet for lecture 13
- - Add WeChat powcoder 1. L13 worksheet

L13_3 Data-Hazards Detectand-Stall https://powcoder.com

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

• To identify and understand the pipeline datapath components necessary to facilitate detection and stalling for data hazards.

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

Handling Data Hazards II: Detect and Stall



- Detect:
 - Compare regA with previous destRegs
 - 3 bit operand fielessignment Project Exam Help
 - Compare regB with previous destRegs
 - 3 bit operand fields https://powcoder.com
- Stall: Add WeChat powcoder
 - Keep current instructions in fetch and decode
 - Pass a noop to execute
- How do we modify the pipeline to do this?






Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME Ass	WB 1 21 1	mei	nt P	roie	ct E	Exar	n H	elp	
nor 3 4 5		IF	ID*	ID*			/po	J				Ī	


Add WeChat powcoder

Problem: Our pipeline currently does not handle hazards – let us fix it



Hazards

Problem: Our pipeline currently does not handle hazards – let us fix it



Hazards/

Example



• Let's run this program with a data hazard through our 5-stage pipeline

add 1 2 <u>3</u> nor <u>3 4 5</u>


Assignment Project Exam Help


• We will start at the beginning of cycle 3, where add is in the EX stage, and nor is in the ID stage, about to read a register value

Add WeChat powcoder

Time:	1	2	3	
add 1 2 3	IF	ID	EX	Hazard
nor 3 4 5		IF	ID	

First half of cycle 3 add nor target PC+1 **Hazard detection** izament Project Exam He ALU nor regB Inst 345 ALU Zpowcoden.com mem mdata result Data memory Ve(owcoder valB add op op EX/ IF/ Mem/ ID EX Mem **WB** 39






Handling Data Hazards II: Detect and Stall




- Detect:
 - Compare regA with previous destRegs
 - 3 bit operand fiel Assignment Project Exam Help
 - Compare regB with previous destRegs
 - 3 bit operand fields https://powcoder.com
- Stall: Add WeChat powcoder
 - Keep current instructions in fetch and decode
 - Pass a noop to execute




Handling Data Hazards II: Detect and Stall





- Detect:
 - Compare regA with previous destRegs
 - 3 bit operand fiel Assignment Project Exam Help
 - Compare regB with previous destRegs
 - 3 bit operand fields https://powcoder.com
- Stall: Add WeChat powcoder
 - Keep current instructions in fetch and decode
 - Pass a noop to execute



First half of cycle 4 /Hazards/ add nor Hazard ssignment Project Exam Help 3 regA **ALU** nor 3 4 5 regB Inst ps://pewcoder.com mem mdata Data coder memory add noop IF/ EX/ Mem/ ID/ 46 ID **EX** Mem **WB**











Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME Ass	WB 1 21 1	mei	nt P	roie	ct E	Exar	n H	elp	
nor 3 4 5		IF	ID*	ID*			/po	J				Ī	

Add WeChat powcoder





Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME As	wв S1g 1	nme	ent I	Proj	ect	Exa	m I	Help)
nor 3 4 5		IF	ID*	ID*	^I ht	tps:	Z/MEDO) WBC	ode	r.cc	m	4	
add 6 3 7		Add WeChat powcoder											
lw 3 6 10		 Identify the data hazards in this extended program Complete the time graph 											
sw 6 2 12													





Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME As	WB S1g1	nme	nt I	Proj	ect	Exa	m I	Help)
nor 3 4 5		IF	ID*	ID*	^I h1	tþs	/ //p c	o₩c	ode	r.cc	m		
add 6 3 7					A	dd	We	Cha	t po	WC	ode	r	
lw 3 6 10													
sw 6 2 12													





Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME As	WB S1g 1	nme	nt I	Proj	ect	Exa	m I	Help)
nor 3 4 5		IF	ID*	ID*	^I h1	tþs	/ //p c	o₩c	ode	r.cc	m		
add 6 3 7					ıб	dd	Wæ	Cha	t wp C	WC	ode	r	
lw 3 6 10						IF	ID	EX	ME	WB			
sw 6 2 12							IF	ID*	ID*	ID	EX	ME	WB

Detect and Stall - Benefits

- Benefits over "Avoid all hazards"
 - Backwards compatibility: noops will effectively be injected into pipeline by the processor, not person the processor, not person the processor, not person the processor of person to insert when assembling
 - Fewer noops in code: shtaper/executablesr.com
 - Smaller executables
 - Less fetching of noops, fewer memory atcesses coder

Detect and Stall - Problems

- CPI increases every time a hazard is detected!
- Is that necessary? Not always!
 - Re-route the result of the next Exam Help
 - nor no longer needs to read R3 from reg file
 - It can get the data later (when it is ready)
 - This lets us complete the Wee Contact processed earth at the week of the things and the contact of the things are the contact of the contac
 - But we need more control to remember that the data that we are not getting from the reg file at this time will be found elsewhere in the pipeline at a later cycle.

Logistics

- There are 3 videos for lecture 13
 - L13_1 Pipelining_Execution-Example
 - L13_2 Data-Hazakdsignment Project Exam Help
- L13_3 Data-Hazards_Detect-and-Stall https://powcoder.com
 There is one worksheet for lecture 13
- - Add WeChat powcoder 1. L13 worksheet