

23. Virtual Memory: Hierarchical Page Table

Assignment Project Exam Help

EECS 370 – Introduction to Computer Organization – Fall 2020

<https://powcoder.com>

Satish Narayanasamy
Add WeChat powcoder

EECS Department
University of Michigan in Ann Arbor, USA

© Narayanasamy 2020

The material in this presentation cannot be
copied in any form without written permission

Check
your
computer

System Information		
File Edit View Help		
System Summary	Item	Value
Hardware Resources	OS Name	Microsoft Windows 10 Pro
	Version	10.0.18363 Build 18363
	Other OS Description	Not Available
	OS Manufacturer	Microsoft Corporation
	System Name	DESKTOP-██████████
	System Manufacturer	Microsoft Corporation
	System Model	Surface Studio 2
	System Type	x64-based PC
	System SKU	Surface_Studio_2_1707_Commercial
	Processor	Intel(R) Core(TM) i7-7820HQ CPU @ ...
Components	BIOS Version/Date	Microsoft Corporation 532.3238.768, ..
	SMBIOS Version	3.2
	Embedded Controller Version	255.255
	BIOS Mode	UEFI
	Base Board Manufacturer	Microsoft Corporation
	BaseBoard Product	Surface Studio 2
	BaseBoard Version	Not Available
	Platform Role	Desktop
	Secure Boot State	On
	PCR7 Configuration	Elevation Required to View
Storage	Windows Directory	C:\WINDOWS
	System Directory	C:\WINDOWS\system32
	Boot Device	Device Harddisk Volume1
	Locale	United States
	Hardware Abstraction Layer	Version = "10.0.18362.1171"
	User Name	██████████
	Time Zone	Eastern Standard Time
	Installed Physical Memory (RAM)	16.0 GB
	Total Physical Memory	16.0 GB
	Available Physical Memory	6.73 GB
Software Environment	Total Virtual Memory	29.5 GB
	Available Virtual Memory	5.74 GB
	Page File Space	13.5 GB
	Page File	C:\pagefile.sys
	Kernel DMA Protection	Off
	Virtualization-based security	Not enabled
	Device Encryption Support	Elevation Required to View
	Hyper-V - VM Monitor Mode Extensi...	Yes
	Hyper-V - Second Level Address Tran...	Yes
	Hyper-V - Virtualization Enabled in F...	Yes
	Hyper-V - Data Execution Protection	Yes


Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

?

Virtual Memory Role



Virtual Memory Roles

Capacity: Main memory is not enough

Problem:

Modern systems can afford ~128 GBs DRAM space = 2^{37} bytes. Programs written in 64-bit ISA need 2^{64} bytes!

Need to run many programs simultaneously on the same machine. Each program may require GBs of memory.

Solution:

Provide an **illusion** of storage large enough for 2^{64} bytes of data for all concurrently running programs

Manage main memory like an **exclusive, fully associative cache**. Spills to disk.

Security features

Isolation

Unrelated programs must not have access to each other's data

Permissions

Programs may want to **share** data and code (e.g., library)

Programs may want to **disable read/write permissions** to some portions of memory

e.g., mark instructions are read-only, no read/write permission for unallocated heap

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder


$$\text{Page offset size} = \log(4 \text{ KB}) = 12 \text{ bits}$$

Virtual Memory: An Example

Page size = 4 KB



Virtual memory
(2^{20} bytes = 256 pages)

Virtual address




Physical Memory
(16 KB = 4 pages)

Physical address



Virtual memory: 2^{20} bytes

$$2^{20} / 4 \text{ KB} = 256 \text{ pages}$$




Page Table
(256 entries)

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder



Pinned

Physical Memory: 16 KB
(16 KB / 4 KB = 4 pages)



Disk
(swap partition)


Page Replacement: Approximating LRU

Page table indirection enables a **fully associative** mapping between virtual and physical pages.

How does OS implement LRU?

Precise LRU is expensive **Assignment Project Exam Help**
LRU is a heuristic anyway, so approximate LRU
Keep a “**accessed**” **bit per page**, cleared occasionally by the OS **https://powcoder.com**
OS picks any “unaccessed” page (accessed bit not set) to evict **Add WeChat powcoder**

Virtual Memory: Security: Isolation, Sharing, Permissions



Page Table Entry Contents

Physical page number (PPN)

Allocated or not? (valid/invalid)

Main memory or disk?

Access permission bits

read-only

not-execute

Dirty page or not?

LRU meta-data


Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Address Translation

Virtual address = 0x000040F3



Physical address = 0x020C00F3


Page table for address translation

Single-level page table: an array-like structure.

a big array indexed by the virtual page number

Each page-table entry stores the physical page number (and some status bits like “valid”).

Assignment Project Exam Help



Next Problem: Page table is too large

Assignment Project Exam Help

Solution: Multi-level Page Table

<https://powcoder.com>

Add WeChat powcoder

Problem: Single-level page table is too big

Example:

Assume 64-bit ISA. 4 KB pages.

virtual pages = $2^{64} / 4 \text{ KB}$ = 2^{52} virtual pages
page-table entries = # virtual pages = 2^{52} entries

Say, each page table entry is 4 bytes

Total page size = 2^{52} entries * 4 bytes per entry = 2^{54} bytes!

= ~160,000 DRAMs each of 100 GB size (that is probably more DRAM than there is in UM!)

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Observation




Problem: OS is allocating all page-table entries for *a process when it starts*.

Most processes only use a very (very) small fraction of available virtual memory at any instant.


OS allocates physical pages *on-demand* only when a virtual page is accessed by the program.

Idea: Similarly, *can we allocate page-table entries on-demand?*

i.e., only allocate space for a page-table entry only its corresponding virtual address is accessed.



Virtual memory: 2^{20} bytes
 $2^{20} / 4 \text{ KB} = 256$ pages




Page Table
 (256 entries)

Size = $256 * 6 \text{ bits} = 1536 \text{ bits}$
 (just for PPN field)


Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Virtual memory: 2^{20} bytes
 $2^{20} / 16 \text{ KB} = 64$ pages



Page Table
 (64 entries)

Size = $64 * 4 \text{ bits} = 256 \text{ bits}$

Hierarchical Page Table: Goal

Can we get the best of both worlds?

- Smaller pages (4 KB)
- Smaller page tables (as we would need for super-pages -- 16 KB)

Idea:

<https://powcoder.com>


Allocate super-page-table at the start

Add WeChat powcoder

Allocate **smaller page table** for translating each smaller page within a super-page **on-demand**



Page size = 4 KB

8 bits



6 bits

2 bits




Virtual memory: 2^{20} bytes
 $2^{20} / 4 \text{ KB} = 256$ pages

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder



Set of 2nd level tables
(256 entries in total.
But, each table has 4 entries,
and is allocated on demand)
Size = $256 * 6 \text{ bits}$
(in the worst case)


2nd level
page table's
base address



1st level Page Table
(64 entries)

Size = $64 * 6 \text{ bits}$
(allocated at start)
6 bits, because PPN size is 6 bits

16 KB
4 KB
4 KB
4 KB
4 KB



①

Hierarchical 2-level page table

A tree-like hierarchical structure.

A 1st level page table entry (*root of tree*) contains location of a 2nd level page table (leaf)

A 2nd level page table entry is same as an entry in the single-level page-table

Allocate 1st level page table when the process starts


Allocate a 2nd level page table on-demand only when the process accesses corresponding virtual address

Assignment Project Exam Help

<https://powcoder.com>

Can be generalized to n-level (multi-level) page-table

Add WeChat powcoder



Hierarchical 2-level page table: Space benefits

2nd level page table size is proportional to the amount of virtual memory used by the process

Common case: size of multi-level page table \ll single-level
very few 2nd level page table would be allocated

<https://powcoder.com>

Worst case: size of multi-level page table = single-level page table + 1st level page-table
(single-level page table size, because almost all 2nd level page tables are allocated)
1st level page-table is an additional overhead

Flat vs Hierarchical

Flat (single-level)

Pros:

One page table lookup (one memory access) *per address translation*

Cons:

All page-table entries allocated at the start. Always takes up a lot of memory

Hierarchical (multi-level) -- Used in most modern systems

Pros:

Allocates page-table entries on-demand. So, typically uses much less memory than single-level

Cons:

More page-table lookups (memory accesses) per address translation:


N page table lookups for N-level page table

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Hierarchical page table: Example: 32bit Intel x86



Assume:

Size of 1st level index

Size of 2nd level index

Page offset size

Size of one page table entry

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Derivation:

entries in the 1st level page table

entries in the 2nd level page table

Size of 1st level page table

Size of one 2nd level page table

10 bits

10 bits

12 bits

(not important for this problem)

4 bytes

2^{10}

2^{10}

$= 2^{10} * 4 \text{ bytes} = 4 \text{ KB}$

$= 2^{10} * 4 \text{ bytes} = 4 \text{ KB}$

Computing Space for multi-level page table

N 2nd level page tables have been allocated. This means, 1st level page table will have N valid entries.

<https://powcoder.com>

Total size of the page table = 1st level page-table size + N * (size of one 2nd level page table)

= 4 KB + N * 4 KB
Add WeChat powcoder
(for the example in the previous slide)

Class Problem 1 (32 bit x86)

What is the least amount of memory that could be used? When would this happen?

What is the most memory that could be used? When would this happen?

How much memory is used for this memory access pattern:

0x00000ABC

0x00000ABD

0x10000ABC

0x20000ABC

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

How much memory if we used a single-level page table with 4KB pages? Assume entries are rounded to the nearest word (4B)

Class Problem 1 (32 bit x86)

1. What is the least amount of memory that could be used? When would this happen?

when $N = 0$ (true when no memory has been accessed -- before program runs)

$$\begin{aligned} &4 \text{ KB} + N * 4 \text{ KB} \\ &= 4 \text{ KB} + 0 * 4 \text{ KB} \\ &= 4 \text{ KB} \end{aligned}$$

Assignment Project Exam Help

<https://powcoder.com>

2. What is the most memory that could be used? When would this happen?

All 2nd level page tables are allocated. That is, all entries in 1st level page table are valid.

So, $N = 2^{10}$

(true when program uses all virtual pages (2^{20} pages))

$$\begin{aligned} &4 \text{ KB} + N * 4 \text{ KB} \\ &= 4 \text{ KB} + 2^{10} * 4 \text{ KB} \\ &= 4 \text{ KB} + 4 \text{ MB} \\ &= 4100 \text{ KB} \end{aligned}$$

Class Problem 1 (32 bit x86)

3. How much memory is used for this memory access pattern:

0x00000ABC // Page fault

0x00000ABD

0x10000ABC // Page fault

0x20000ABC // Page fault

<https://powcoder.com>

$N = 3$

Add WeChat powcoder

$4 \text{ KB} + N * 4 \text{ KB}$

$= 4 \text{ KB} + 3 * 4 \text{ KB}$

$= 16 \text{ KB}$

Class Problem 1 (32 bit x86)

4. What is the size of a **single-level page table**? Assume entries are rounded to the nearest word (4B)

Virtual pages = Total virtual memory size / page size
= $2^{32} / 2^{12}$
= 2^{20} pages

<https://powcoder.com>

Each virtual page has an entry in the single-level page table.

Single-level page table size = # entries * size of each entry
= $2^{20} * 4 \text{ bytes} = 4 \text{ MB}$

~ = Size of all 2-level page tables in the worst case

Class Problem 1: Summary

	2-level page table size	Single-level page table size
Best case	4 KB	4 MB
Worst case	4 KB + 4 MB	4 MB
For given access pattern (slide 25)	4 KB + 12 KB	4 MB

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

2-level page table

Only the first level (super) page table is allocated at the start.

2nd level page tables are allocated on-demand, whenever a new super-page is accessed by the program.

Single-level page table

The entire page table is allocated at the start.

Class Problem 2 – Hierarchical 2-level VM

Design a two-level page-table for a 24-bit byte addressable ISA.

Physical memory size = 256KB

Page size = 512 Bytes.

Size of 1st level page table entry = 3 bytes (a physical memory address pointer to a 2L page table)

Size of one 2nd level page table = 1 page

Size of a 2nd level page-table entry

2nd level page table entry contains physical page number + 1 valid bit

Size of 2nd level page table entry must be smallest possible integer number of bytes

Compute:

Number of entries in each 2nd level page table

2nd level page table index size

1st level page table index size

Size of the 1st level page table

Class Problem 2 – Hierarchical 2-level VM

Design a two-level page-table for a 24-bit byte addressable ISA.

Physical memory size = 256KB

Page size = 512 Bytes.

$$\log(512) = 9$$

$$2^8 \times 2^{10} / 2^9 = 2^9 \text{ phy. pages}$$



Physical address

Size of 1st level page table entry = 3 bytes (a physical memory address pointer to a 2L page table)

Size of one 2nd level page table = 1 page

Size of a 2nd level page-table entry

2nd level page table entry contains physical page number + 1 valid bit

Size of 2nd level page table entry must be smallest possible integer number of bytes

<https://powcoder.com>

$$\frac{512 \text{ bytes}}{\text{size of 2nd level entry}} = \frac{512}{2} = 256 \text{ entries}$$

Add WeChat powcoder
9 bits \approx 2 bytes

$$\log(256) = 8 \text{ bits}$$


Compute:

Number of entries in each 2nd level page table

2nd level page table index size

1st level page table index size

Size of the 1st level page table = $2^7 \times 3 \text{ bytes}$



virtual address

$$24 - 8 - 9 = 7 \text{ bits}$$

24 bits (ISA)

Class Problem 2 – Hierarchical 2-level VM

Page Offset size = $\log(512) = 9$ bits

Physical address size = $\log(256 \text{ K}) = 18$ bits

Physical page number (PPN) size = $18 \text{ bits (physical address size)} - 9 \text{b (page offset)}$
 = 9 bits

Physical page number = 9b

Page offset = 9b

2nd level page table entry size = $9 \text{b (PPN size)} + 1 \text{ bit} = \sim 2 \text{ bytes}$

Size of one 2nd level page table = $1 \text{ page (given)} = 512 \text{ bytes}$

#entries in 2nd level page table = $512 \text{ bytes} / 2 \text{ bytes} = 256$

2nd level index size = $\log(256) = 8 \text{ bits}$

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

1st level index size = $24 \text{ (virtual address size)} - 8 \text{ (2nd level index size)} - 9 \text{ (page offset size)}$
 = 7 bits

1st level page table entry size = 3 bytes (given)

1st level page table size = $2^7 \text{ (# entries)} * 3 \text{ bytes} = 384 \text{ bytes}$

1st level = 7b

2nd level = 8b

Page offset = 9b

Virtual address = 24b

Class Problem 3:

Simulate for hierarchical 2-level page table in problem 2

Virtual Address	1 st level	2 nd level	Page offset	Page fault?	Physical page num.	Physical Address
0x000F0C						
0x001F0C	Assignment Project Exam Help https://powcoder.com					
0x020F0C						

1 st level = 7b	2 nd level = 8b	Page offset = 9b
----------------------------	----------------------------	------------------

Virtual address = 24b

Physical page number = 9b	Page offset = 9b
---------------------------	------------------

Physical address = 18b

On a page fault, allocate physical page number starting from 0.
Assume all physical pages are available initially.

Class Problem 3:

0x000F0C = 0000 0000 0000 1111 0000 1100

Simulate for hierarchical 2-level page table in problem 2

Virtual Address	1 st level	2 nd level	Page offset	Page fault?	Physical page num.	Physical Address
0x000F0C	0x00	0x07	0x10C	Y	0x000	0x0010C
0x001F0C	Assignment Project Exam Help					
0x020F0C	https://powcoder.com					

1 st level = 7b	2 nd level = 8b	Page offset = 9b
----------------------------	----------------------------	------------------

Virtual address = 24b

Physical page number = 9b	Page offset = 9b
---------------------------	------------------

Physical address = 18b

On a page fault, allocate physical page number starting from 0.
Assume all physical pages are available initially.

Class Problem 3:

Simulate for hierarchical 2-level page table in problem 2

Virtual Address	1 st level	2 nd level	Page offset	Page fault?	Physical page num.	Physical Address
0x000F0C	0x00	0x07	0x10C	Y	0x000	0x0010C
0x001F0C	0x00	0x00	0x10C	N	0x000	0x0030C
0x020F0C						

1 st level = 7b	2 nd level = 8b	Page offset = 9b
----------------------------	----------------------------	------------------

Virtual address = 24b

Physical page number = 9b	Page offset = 9b
---------------------------	------------------

Physical address = 18b

On a page fault, allocate physical page number starting from 0.
Assume all physical pages are available initially.

Class Problem 3:

Simulate for hierarchical 2-level page table in problem 2

Virtual Address	1 st level	2 nd level	Page offset	Page fault?	Physical page num.	Physical Address
0x000F0C	0x00	0x07	0x10C	Y	0x000	0x0010C
0x001F0C	0x00	0x07	0x10C	Y	0x000	0x0030C
0x020F0C	0x01	0x07	0x10C	Y	0x002	0x0050C

1 st level = 7b	2 nd level = 8b	Page offset = 9b
----------------------------	----------------------------	------------------

Virtual address = 24b

Physical page number = 9b	Page offset = 9b
---------------------------	------------------

Physical address = 18b

On a page fault, allocate physical page number starting from 0.
Assume all physical pages are available initially.