# L2\_1 — Instruction Set Assignment Project Exam Help Architecture — Introduction

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

## Learning Objectives

- To identify the information of an Instruction Set Architecture (ISA)
- Be able to identify trade-offs relevant to ISA design
- Identify basic, course-granularity operation of a computer
  - Fetch, Decode, Executehttps://powcoder.com

### Instruction Set Architecture (a.k.a. Architecture)

#### Instruction Set Architecture (ISA)

• An abstract interface between the hardware and the lowest-level software that encompisses all Prejnto Frational ecessary to write a machine language program that will run correctly, including instructions, registers, memory accesses, 1/O, and so on.

Instruction (ISA)
Includes anything programmers need to know to make a binary program work correctly

Instruction Set Architecture (ISA)

Defines interface between hardware and software

#### **ISAs**

#### Application software

#### Compilers

Architecture – a.k.a. ISA Assignment Project Exam Help

- Platform-specific
- A limited set of assembly language sompands oder.com available by hardware

• e.g., ADD, LOAD, STORE, RET WeChat powcode

The software /

Microarchitecture – hardware implementation of ISA

- Intel Core i9/i7/i5 implements x86 ISA (desktop/laptop)
- Apple A9 implements ARM v8-A ISA (iPhone)

#### Circuits

#### **Devices**

hardware divide

#### **ISAs**

#### Application software

#### Compilers

Architecture – a.k.a. ISA Assignment Project Exant Help

- Platform-specific
- A limited set of assembly language sompands oder.com available by hardware
  - e.g., ADD, LOAD, STORE, RET WeChat powcoo

Microarchitecture – hardware implementation of ISA

- Intel Core i9/i7/i5 implements x86 ISA (desktop/laptop)
- Apple A9 implements ARM v8-A ISA (iPhone)

#### Circuits


#### **Devices**

Implementation of design specification for software and hardware for – ISA

The software /

hardware divide

## (Simplified) System Organization




CPU – Central Processing Unit

ALU – Arithmetic Logic Unit, executes instructions


PC – Program Counter, holds address (in memory) of next instruction

- von Neumann Architecture
  - Data and instructions are stored in the same memory
  - Programs (instructions) can be viewed as data simplifies storage
     Assignment Project Exam Help
     Data can be viewed as instructions complicates security


https://powcoder.com




- von Neumann Architecture
  - Data and instructions are stored in the same memory
  - Programs (instructions) can be viewed as data simplifies storage Assignment Project Exam Help
     Data can be viewed as instructions – complicates security
- Instructions are stored settlesstiplywipodemcom
  - Accessed by the program counter (PC) —it contains the address/location of the instaudtion the Handwarevic extenting
  - The PC is simply incremented to "point to" the next instruction
  - "jumps" / "branches" override fetching the sequential next instruction
  - Terminology: Jumps are usually unconditional, and branches are conditional on a flag being checked
    - there are conditional jumps....




- 1. Fetch get the next instruction. Use the PC to find instruction, put into instruction register (IR).
  - 1. The PC is changed to "point" to the next instruction in the program Assignment Project Exam Help
  - 2. Assume that the next instruction is sequential and contiguous in memory <a href="https://powcoder.com">https://powcoder.com</a>




- 1. Fetch get the next instruction. Use the PC to find instruction, put into instruction register (IR).
  - 1. The PC is changed to "point" to the next instruction in the program Assignment Project Exam Help
  - 2. Assume that the next instruction is sequential and contiguous in memory <a href="https://powcoder.com">https://powcoder.com</a>
- 2. Decode control logic examines the contents of the IR to decide what functionality to perform Add WeChat powcoder




- 1. Fetch get the next instruction. Use the PC to find instruction, put into instruction register (IR).
  - 1. The PC is changed to "point" to the next instruction in the program Assignment Project Exam Help
  - 2. Assume that the next instruction is sequential and contiguous in memory <a href="https://powcoder.com">https://powcoder.com</a>
- 2. Decode control logic examines the contents of the IR to decide what functionality to perform Add WeChat powcoder
- 3. Execute the outcome of the decoding process dictates:
  - 1. An arithmetic or logic operation on data
  - 2. The kind of access to data in the same memory as instructions
  - 3. OR the outcome is a change of contents of the PC



- 1. Fetch get the next instruction. Use the PC to find instruction, put into instruction register (IR).
  - 1. The PC is changed to "point" to the next instruction in the program Assignment Project Exam Help
  - 2. Assume that the next instruction is sequential and contiguous in memory <a href="https://powcoder.com">https://powcoder.com</a>
- 2. Decode control logic examines the contents of the IR to decide what functionality to perform Add WeChat powcoder
- 3. Execute the outcome of the decoding process dictates:
  - 1. An arithmetic or logic operation on data
  - 2. The kind of access to data in the same memory as instructions
  - 3. OR the outcome is a change of contents of the PC
- 4. Go to step 1



## Instruction Set Architecture – Design Space 1




## Instruction Set Architecture – Design Space 2

- How to encode instructions?
  - RISC (Reduced Instruction Set Computer):
    all instructions are same length (e.g. ARM, LC2K)
    smaller set of simpler instructions are Project Exam Help
  - CISC (Complex Instruction Set Computer): instructions can vary in size (Digital Epopysent SYAX, X86) large set of simple and complex instructions
- large set of simple and complex instructions
   What instructions can access memory:
  - For ARM and LC2K, only loads and stores can access memory (called a "load-store architecture")
  - Intel x86 is a "register-memory architecture", that is, other instructions beyond load/store can access memory
  - Also Compute in Memory (currently a research topic) simple operations performed in memory without data moving to/from the processor.

## Many Choices, Many ISAs

- Why are there many ISAs?
  - Many problem domains, design constraints (e.g., power), differences of opinion
     Assignment Project Exam Help
- How often are new architectures credeted?
  - New embedded processors are created all the time
  - Existing ISAs are extended for new problem domains
    - X86: MMX, MMX2, SSE, AVX, x87, x64
- Can you design one?
  - Yes!

## High-Level to Low-Level Language to Hardware



## Logistics

No worksheet for this video

Assignment Project Exam Help

https://powcoder.com

# L2\_2 Assembly and Assignment Project Exam Help Instruction Encoding https://powcoder.com

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

## Learning Objectives

- To understand the process of encoding an assembly instruction
  - Converting from assembly to machine code

Assignment Project Exam Help

- After completing this video and associated worksheet:
  - You should be able to encode assembly instructions, necessary for Project 1
     Add WeChat powcoder

## Assembly Code – Instruction Encoding

- Fields
  - Opcode What instruction to perform
  - Source (input) operating profiner Broject Exam Help
    - What data to perform operation on
  - Destination (output) operand specific specific
    - What data to updated Add WeChat powcoder opcode dest src1 src2
       ADD X2 X1 100

Execution: value in register X2 = contents reg. X1 + constant 100

## Assembly Code - Properties

- Generally 1-1 correspondence with machine language
- Mnemonic codes facilitate programming
- Labels (symbolic names lignment Project Exam Help
- Direct control of the what processor does
- May execute fast, if you're to the worden sile can typically generate better code
- Still hard to use and not portable to Sther Brands of machines

# Assembly – ARM Execution Example

#### Program

Opcode	Destination Register		Source Reg. 2 / Immediate	Pseudocode	
ADD	X3,	X1,Ass	signment Pr	ojeet Æxtama I	Help
ADDI	Х3,	Х3,	_	X3 = X3 + 3	_
SUB	X2,	Х3,	https://pov	vçodek com	

Register	Initial	ADD X3, X1, X2	ADDI X3, X3, #3	SUB X2, X3, X1
X1	25			
X2	-4			
X3	57			

# Assembly – ARM Execution Example

#### Program

	Opcode	Destination Register		Source Reg. 2 / Immediate	Pseudocode	
_	ADD	Х3,	X1,Ass	signment Pr	ojeet Æxana	Help
	ADDI	Х3,	X3,	#3	X3 = X3 + 3	_
	SUB	X2,	X3,	Attps://pov	vçodez com	

1

Register	Initial	ADD X3, X1, X2	ADDI <u>X3</u> , <u>X3</u> , #3	SUB X2, X3, X1
X1	25	25	25	25
X2	-4	_4	-4	<del>-</del> /
X3	57	) 6	24	24


# Assembly – ARM Execution Example

#### Program


Opcode	Destination Register		Source Reg. 2 / Immediate	Pseudocode	
ADD	X3,	X1,Ass	signment Pr	ojeet Æxana	Help
ADDI	X3,	Х3,		X3 = X3 + 3	
SUB	X2,	Х3,	Attps://pov	vçodeg com	

Register	Initial	ADD X3, X1, X2	ADDI X3, X3, #3	SUB X2, X3, X1
X1	25	25	25	25
X2	-4	-4	-4	-1
Х3	57	21	24	24

# Assembly – Instruction Encoding





- Instructions are stored as data in memory
- Each instruction is encoded as a number



$$011011010011001 = 2^0 + 2^3 + 2^4 + 2^7 + 2^9 + 2^{10} + 2^{12} + 2^{13} = 13977$$








Using 6 bits, how many by Collets rean this ISA implement?

# Assembly – Register Addressing





Using 6 bits, how marky by Collets Raw this ISA implement?

$$3^{6} = \cancel{64}$$

$$3^{3} = 8$$








Using 6 bits, how marky by Codes Raw this ISA implement?

- m bits can encode 2<sup>m</sup> different values
- n values can be encoded in log<sub>2</sub>(n) bits
- For above
  - Can encode 2<sup>6</sup> = 64 opcodes
  - Can encode 2<sup>3</sup> = **8** src/destination registers

EECS 370 website has a lot of video tutorials, including binary representation

<a href="https://www.youtube.com/watch?v">https://www.youtube.com/watch?v</a>


=KGPfymjE2z8&feature=youtu.be




What is the max number of registers that can be designed in a machine given:

- \* 16-bit instructions
- \* Num. opcodes = 100
- \* All instructions are (reg, reg) reg

(i.e., 2 source operands, 1 despination wperded, color perands can access all registers)



12





9/3 = 3

What is the max number of registers that can be designed in a machine given:

- \* 16-bit instructions
- \* Num. opcodes = 100
- \* All instructions are (reg, reg) reg

(i.e., 2 source operands, 1 despination wperded, calmperands can access all registers)





What is the max number of registers that can be designed in a machine given:

- \* 16-bit instructions
- \* Num. opcodes = 100
- \* All instructions are (reg, reg) → reg


(i.e., 2 source operands, 1 despination wperded, color perands can access all registers)




16 Bits total

- 1.num opcode bits =  $\log 2(100)$  = 7
- 2.num bits for operands = 16 7 = 9
- 3.num bits per operand = 9/3 = 3
- 4.maximum number of registers =  $2^3 = 8$






Given the following ISA instruction fields:




ADD opcode is 53

Register fields encoded with register number

What is the binary / hex / decimal encoding?



Given the following ISA instruction fields:




ADD opcode is 53


Register fields encoded with register number

What is the binary / hex / decimal encoding?





Given the following ISA instruction fields:



ADD opcode is 53

Register fields encoded with register number

What is the binary / hex / decimal encoding?

## Logistics

- This is the second of 3 videos for lecture 2
  - L2\_1 ISA Introduction
  - L2\_2 Assembly and sing trunction Perocipating Exam Help
  - L2 3 Assembly Decoding

- https://powcoder.com
   There is one worksheet for lecture 2
  - One exercise on encoding don't the total mycoder
- Move on to L2\_3.

# L2\_3 Assembly Instruction Decoding https://powcoder.com

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

# Learning Objectives

- To understand the process of decoding an assembly instruction
  - Converting from machine to assembly code

Assignment Project Exam Help

- After completing this video and associated worksheet:
  - You should be able to decode machine code instructions, necessary for Project 1 Add WeChat powcoder

# Instruction Decoding - Example



• Decoding: Given a machine instruction in decimal, convert to assembly

decimal 27292

Assignment Project Exam Help opcodec dest src1 src2

https://powcoder.com

7 bits 3 bits 3 bits 3 bits

Add WeChat powcoder

What steps are used to decode a machine code instruction?

# Instruction Decoding - Example



• Decoding: Given a machine instruction in decimal, convert to assembly

decimal 27292

Assignment Project Exam Help opcodec dest src1 src2


https://powcoder.com

7 bits 3 bits 3 bits 3 bits

7 Add WeChat powcoder

- 1. Convert to binary
- 2. Separate into fields
- 3. Convert to decimal
- 4. Convert assembly instruction fields

# 1. Convert to Binary




Given a machine instruction in decimal, convert to binary


43210 214-213+21+29-127+24+23+2

decimal

27292 Assignment Project Exam Help



# 1. Convert to Binary



Given a machine instruction in decimal, convert to binary

decimal


27292

Assignment Project Exam Help


Convert with powers of twos://powcoder.com

$$27292 = 2^{14} (16384) + 2^{13} (8192) + 2^{14} (2048) + 2^{9} (512) + 2^{7} (128) + 2^{4} (16) + 2^{3} (8) + 2^{2} (4) = 0110 1010 1001 1100$$


### 2. Separate into Fields



Given a machine instruction in binary, separate into fields



### 2. Separate into Fields




Given a machine instruction in binary, separate into fields

decimal 27292 Assignment Project Exam Help

0110 1010 1001 1100ttps://powcoder.com

Add WeChat powcoder



#### 3. Convert Fields to Decimal



Given a machine instruction in binary in fields, convert to decimal


decimal

27292

Assignment Project Exam Help


5 24 2 https://powcoder.com

0110101 Add**01/2**Chat po**01**dder 100



9

#### 3. Convert Fields to Decimal



Given a machine instruction in binary in fields, convert to decimal


decimal

27292


Assignment Project Exam Help

https://powcoder.com

**0110101** Add**01/2** Chat po**213** der **100** 



# 4. Convert to Assembly



• Given a machine instruction in fields in decimal, convert to assembly

decimal 27292 Assignment Project Exam Help

https://powcoder.com

0110101 Add010Chat po 100

53 2 3 4


ADD X2 X3 X4

opcodec dest src1 src2

From previous example:

ADD opcode is 53

## 4. Convert to Assembly



• Given a machine instruction in in decimal, convert to assembly

decimal

27292

Assignment Project Exam Help

https://powcoder.com

0110101 Add01/0Chat po@10der 100

53 2 3 4

ADD X2 X3 X4

opcodec dest src1 src2


From previous example:

ADD opcode is 53





Decode LC-2K machine code to LC-2K assembly: 16842754



### Logistics

- This is the final of 3 videos for lecture 2
  - L2 1 ISA Introduction
  - L2\_2 Assembly and sing trunction Perocipality Exam Help
  - L2 3 Assembly Decoding
- There is one worksheet for lecture 2
- - One exercise on encoding don't the total mycoder
- Complete the participation quiz for lecture 2 on Canvas
  - Due by 9/6 at 11:59 pm