



L4_1 ARM-ISA Arithmetic- Logical_Instructions

Assignment Project Exam Help

<https://powcoder.com>

EECS 370 – Introduction to Computer Organization – Fall 2020

Add WeChat powcoder

Learning Objectives

- Recognize the set of instructions for ARM Architecture (ISA) and be able to describe the operations and operands for instructions
 - LEGv8 subset
- Ability to create simple ARM assembly programs, e.g., using mathematical, logic, and memory operations

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Resources

- Many resources on 370 website

- <https://www.eecs.umich.edu/courses/eecs370/eecs370.f20/resources/>

- ARMv8 references

Assignment Project Exam Help

- Discussion recordings

- Piazza

- Office hours



EECS 370: INTRODUCTION TO COMPUTER ORGANIZATION
FALL 2020

ANNOUNCEMENTS

COURSE OVERVIEW

LECTURES

LECTURE RECORDINGS

DISCUSSION RECORDINGS

DISCUSSIONS

STAFF AND HOURS

RESOURCES

VIDEO REVIEW

HOMEWORKS

PROJECTS

Resources

Textbook

Computer Organization and Design: The Hardware/Software Interface, ARM Edition
by Patterson and Hennessy

Simulators

- Cache Simulator
- Pipeline Simulator

*Note this is explicitly a simulator for the pipeline as presented in class

ARM assembly

- ARMv8 (LEG) Cheat Sheet
- ARMv8 (LEG) Quick Reference Guide
- ARMv8 (LEG) Reference Manual
- ARMv8 (LEG) Full Reference Manual

Programming and Debugging

- C for C++ users by Ian Cooke

<https://powcoder.com>

Add WeChat powcoder

GREEN CARD FOR LEGv8					
Arithmetic Operations	Assembly code		Semantics	Comments	
add	ADD	Rd, Rn, #im	Rd = Rn + #im	register-to-register	
add i set flags	ADDW	Rd, Rn, #im	Rd = Rn + #im	flags write	
add immediate	ADDW	Rd, Rn, #imimm1	Rd = Rn + #im	0 = 11 bit unsigned = 4095	
add immediate i set flags	ADDW	Rd, Rn, #imimm1	Rd = Rn + #im	flags write	
addi	ADDW	Rd, Rn, #im	Rd = Rn + #im	register-to-register	
addi set flags	ADDW	Rd, Rn, #im	Rd = Rn + #im	flags write	
addi	ADDW	Rd, Rn, #imimm1	Rd = Rn + #im	0 = 11 bit unsigned = 4095	
subtract immediate & set flags	SUBW	Rd, Rn, #im	Rd = Rn - #im	flags write	
subtract	SUBW	Rd, Rn, #im	Rd = Rn - #im		
Data Transfer Operations	Assembly code		Semantics	Comments	
load register	LDRW	Rt, [Rn, #imimm]	Rt = Rn + #im	double word load into Rt from Rn + #im	
load signed word	LDRSW	Rt, [Rn, #imimm]	Rt = Rn + #im	word load to lower 32b of Rt from Rn + #im; sign extend upper 32b	
load half	LDRH	Rt, [Rn, #imimm]	Rt = Rn + #im	1/2 word load to lower 16b of Rt from Rn + #im; zero extend upper 16b	
load byte	LDRB	Rt, [Rn, #imimm]	Rt = Rn + #im	byte load to least 8b of Rt from Rn + #im; zero extend upper 24b	
store register	STRW	Rt, [Rn, #imimm]	Rt = Rn + #im	double word store from Rt to Rn + #im	
store word	STRH	Rt, [Rn, #imimm]	Rt = Rn + #im	word store from lower 32b of Rt to Rn + #im	
store half	STRB	Rt, [Rn, #imimm]	Rt = Rn + #im	1/2 word load from lower 16b of Rt to Rn + #im	
store byte	STRB	Rt, [Rn, #imimm]	Rt = Rn + #im	byte load from least 8b of Rt to Rn + #im	
		#imm = -128 to +127		-128 = 0 bits signed immediate = +127	
move wide with zero	MOVW	Rd, #imm1, Rn = 0..0..0..0	Rd = #imm	zero out Rd then place a 16b (#imm) into the file (w = 0)/second (w = 16)/third (w = 32)/fourth (w = 48); 16b slot of Rd	
move wide with keep	MOVW	Rd, #imm1, Rn = 0..0..0..0	Rd = #imm	place a 16b (#imm) into the first (w = 0)/second (w = 16)/third (w = 32)/fourth (w = 48); 16b slot of Rd, without changing the other values (x's)	
register aliases					
X28 = SP; X29 = FP; X30 = LR; X31 = PC					
Logical Operations	Assembly code		Semantics	Using C operations of & ^ << >>	
and	AND	Rd, Rn, #im	Rd = Rn & #im	bit-wise and	
and immediate	ANDW	Rd, Rn, #imimm1	Rd = Rn & #im	bit-wise and with 0 = 11 bit unsigned = 4095	
inclusive or	ORR	Rd, Rn, #im	Rd = Rn #im	bit-wise or	
inclusive or immediate	ORRW	Rd, Rn, #imimm1	Rd = Rn #im	bit-wise or with 0 = 11 bit unsigned = 4095	
exclusive or	EXOR	Rd, Rn, #im	Rd = Rn ^ #im	bit-wise xor	
exclusive or immediate	EXORW	Rd, Rn, #imimm1	Rd = Rn ^ #im	bit-wise xor with 0 = 11 bit unsigned = 4095	
logical shift left	LSL	Rd, Rn, #im	Rd = Rn << #im	shift left by a constant = 0	
logical shift right	LSR	Rd, Rn, #im	Rd = Rn >> #im	shift right by a constant = 0	
Unconditional branches	Assembly code		Semantics	Also known as Jumps	
branch	B	#imm1	goto pc + #immed	pc relative branch pc + 16b offset; -1'25 = #imm1	
branch to register	BRT	Rt	target in Rt	Rt contains a full 64b address	
branch with link	BL	#imm1	Rd = pc + 4; pc = #immed	pc relative branch to pc + 16b offset; 16 million instructions; Rd = RA contains return from subroutine address	
© 2006 ncsu					


ARMs and LEGs

- ARMv8 is the 64 bit version—all registers are 64 bits wide
- Addresses are calculated to be 64 bits too
- **BUT: Instructions are 32 bits**
- We use a (small) subset of the v8 ISA used in P+H
- It is referred to as the LEGv8 in keeping with the body part theme!

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



ARM Instruction Set—LEGv8 subset

- The main types of instructions fall into the familiar classes we saw with LC-2K:

1. Arithmetic

- Add, subtract, multiply (not in LEGv8)

2. Data transfer

- Loads and stores—LDUR (load unscaled register), STUR, etc.

3. Logical

- AND, ORR, EOR, etc.
- Logical shifts, LSL, LSR

4. Conditional branch

- CBZ, CBNZ, B.cond

5. Unconditional branch (jumps)

- B, BR, BL


Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

LEGv8 Arithmetic Instructions

- Format: three operand fields
 - Destination register usually the first one – *check instruction format*
 - ADD X3, X4, X7 – Think ADD X3 = X4, X7
 - LC-2K generally has the destination on the right!!!!
 - e.g. add 1 2 3 // r3 = r1 + r2
- C-code example: $f = (g + h) - (i + j)$



LEGv8 R-instruction Fields

opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits

- Register-to-register operations
- Consider ADD X3, X4, X7
 - $R[Rd] = R[Rn] + R[Rm]$
 - Rd = X3, Rn = X4, Rm = X7
- Rm = second register operand
- shamt = shift amount
 - not used in LEG for ADD/SUB and set to 0
- Rn = first register operand
- Rd = destination register
- ADD opcode is 10001011000, what are the other fields?

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

opcode 10001011000

Rm = X7 = 00111

Rn = X4 = 00100

shamt = 0 = 000000

Rd = X3 = 00011

LEGv8 Arithmetic Operations

- Machine State—more on this concept as our understanding evolves
 - Registers: 32 registers, 64-bit wide. X31 aliased to XZR which is always 0
- cannot use as a destination
 - PC—Program counter
 - FLAGS: NZVC – record the results of (arithmetic) operations
Negative, Zero, oVerflow, Carry—*not present in LC2K*

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	ADD X1, X2, X3	$X1 = X2 + X3$	Three register operands
	subtract	SUB X1, X2, X3	$X1 = X2 - X3$	Three register operands
	add immediate	ADDI X1, X2, 20	$X1 = X2 + 20$	Used to add constants
	subtract immediate	SUBI X1, X2, 20	$X1 = X2 - 20$	Used to subtract constants
	add and set flags	ADDs X1, X2, X3	$X1 = X2 + X3$	Add, set condition codes
	subtract and set flags	SUBs X1, X2, X3	$X1 = X2 - X3$	Subtract, set condition codes
	add immediate and set flags	ADDIS X1, X2, 20	$X1 = X2 + 20$	Add constant, set condition codes
	subtract immediate and set flags	SUBIS X1, X2, 20	$X1 = X2 - 20$	Subtract constant, set condition codes

I-instruction fields

opcode	immediate	Rn	Rd
10 bits	12 bits	5 bits	5 bits

- Format: second source operand can be a register or Immediate—a constant in the instruction itself

- e.g., `ADDI X3, X4, #10`


Assignment Project Exam Help

- Format: 12 bits for immediate constants 0-4095

<https://powcoder.com>

- Do not need negative constants because we have SUBI

Add WeChat powcoder



LEGv8 Logical Instructions

- Logical operations are *bit-wise*
- For example assume
 - $X9 = 11111111\ 11111111\ 11111111\ 00000000\ 00000000\ 00000000\ 00001101\ 11000000$
 - $X14 = 00000000\ 00000000\ 11011010\ 00000000\ 00000000\ 00000000\ 00111100\ 00000000$
 - AND $X2$, $X13$, $X9$ would result in
 - $X2 = 00000000\ 00000000\ 11011010\ 00000000\ 00000000\ 00000000\ 00001100\ 00000000$
- AND and OR correspond to C operators `&` and `|`
- For immediate fields the 12-bit constant is padded with zeros to the left—zero extended

Category	Instruction	Example	Meaning	Comments
Logical	and	AND $X1, X2, X3$	$X1 = X2 \& X3$	Three reg. operands; bit-by-bit AND
	inclusive or	ORR $X1, X2, X3$	$X1 = X2 X3$	Three reg. operands; bit-by-bit OR
	exclusive or	EOR $X1, X2, X3$	$X1 = X2 \wedge X3$	Three reg. operands; bit-by-bit XOR
	and immediate	ANDI $X1, X2, 20$	$X1 = X2 \& 20$	Bit-by-bit AND reg. with constant
	inclusive or immediate	ORRI $X1, X2, 20$	$X1 = X2 20$	Bit-by-bit OR reg. with constant
	exclusive or immediate	EORI $X1, X2, 20$	$X1 = X2 \wedge 20$	Bit-by-bit XOR reg. with constant
	logical shift left	LSL $X1, X2, 10$	$X1 = X2 \ll 10$	Shift left by constant
	logical shift right	LSR $X1, X2, 10$	$X1 = X2 \gg 10$	Shift right by constant

LEGv8 Shift Logical Instructions

opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits

- LSR X6, X23, #2

X23 = 11111111 11111111 11111111 00000000 00000000 00000000 11011010 00000010
 X6 = 00111111 11111111 11111111 11000000 00000000 00000000 00110110 10000000

- C-code equivalent : X6 = X23 >> 2; <https://powcoder.com>

- Question: LSL X6, X23, #2 ?

- What register gets modified?
- What does it contain after executing the LSL instruction?

- In shift operations Rm is always 0—shamt is 6-bit unsigned

Shifting right by one bit -> divide by 2
 Shifting left by one bit -> multiple by 2

LEGv8 Shift Logical Instructions

opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits

- LSR X6, X23, #2

X23 = 11111111 11111111 11111111 00000000 00000000 00000000 11011010 00000010
 X6 = 00111111 11111111 11111111 11000000 00000000 00000000 00110110 10000000

- C-code equivalent : X6 = X23 >> 2; <https://powcoder.com>

- Question: LSL X6, X23, #2 ?

- What register gets modified?
- What does it contain after executing the LSL instruction?

LSL X6, X23, #2

X23 = 11111111 11111111 11111111 00000000 00000000 00000000 11011010 00000010
 X6 = 11111111 11111111 11111100 00000000 00000000 00000011 01101000 00001000

- In shift operations Rm is always 0—shamt is 6-bit unsigned

Shifting right by one bit -> divide by 2
 Shifting left by one bit -> multiple by 2

Pseudo Instructions


- Instructions that use a shorthand “mnemonic” that expands to an assembly instruction
 - Exception to the "1-1 correspondence between assembly and MC" rule
- Example:
 - `MOV X12, X2` // the contents of X2 copied to X12 – X2 unchanged
- This gets expanded to:
 - `ORR X12, XZR, X2`
- What alternatives could we use instead of ORR?

Pseudo Instructions

- Instructions that use a shorthand “mnemonic” that expands to an assembly instruction
 - Exception to the "1-1 correspondence between assembly and MC" rule
- Example:
 - `MOV X12, X2` // the contents of X2 copied to X12 – X2 unchanged
- This gets expanded to:
 - `ORR X12, XZR, X2`
- What alternatives could we use instead of ORR? – `ADD X12, XZR, X2`

LEGv8 Assembly Example #1

- Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64-bit integer variable




Assume the variable is in register X1

Want these bits

Add WeChat powcoder

LEGv8 Assembly Example #1

- Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64-bit integer variable




Assume the variable is in register X1

Want these bits


Add WeChat powcoder

LEGv8 Assembly Example #1

- Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64-bit integer variable



Assume the variable is in register X1



Logistics

- There are 4 videos for lecture 4
 - L4_1 – ARM-ISA_Arithmetic-Logical_Instructions
 - L4_2 – ARM-ISA_Memory-Instructions
 - L4_3 – ARM-ISA_Memory-Instructions_Examples
 - L4_4 – C-to-Assembly
- There are two worksheets for lecture 4
 1. LEGv8 Assembly
 2. C to Assembly

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



L4_2 ARM-ISA_Memory- Instructions

Assignment Project Exam Help

<https://powcoder.com>

EECS 370 – Introduction to Computer Organization – Fall 2020

Add WeChat powcoder

Learning Objectives

- Recognize the set of instructions for ARM Architecture (ISA) and be able to describe the operations and operands for instructions
- Ability to create simple ARM assembly programs, e.g., using mathematical, logic, and memory operations

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Word vs Byte Addressing


- A **word** is a collection of bytes
 - Exact size depends on architecture
 - in LC-2K and ARM, 4 bytes
 - **Double word** is 8 bytes
- LC-2K is **word addressable**
 - Each address refers to a particular **word** in memory
 - Want to move forward one int? Increment address by **one**
 - Want move forward one char? Increment address by **one**
- ARM (and most modern ISAs) is **byte addressable**
 - Each address refers to a particular **byte** in memory
 - Want to move forward one int? Increment address by **four**
 - Want to move forward one char? Increment address by **one**

LEGv8 Memory Instructions

- Employs base + displacement addressing mode
 - Base is a register
 - Displacement is 9-bit immediate ± 256 bytes
 - Load signed word will sign extend to 64 bits
 - Load half and load byte will zero extend

Category	Instruction	Example	Meaning	Comments
	load register	LDUR X1, [X2, #40]	$X1 = \text{Memory}[X2 + 40]$	Doubleword from memory to register
	store register	STUR X1, [X2, #40]	$\text{Memory}[X2 + 40] = X1$	Doubleword from register to memory
	load signed word	LDURSW X1, [X2, #40]	$X1 = \text{Memory}[X2 + 40]$	Word from memory to register
	store word	STURW X1, [X2, #40]	$\text{Memory}[X2 + 40] = X1$	Word from register to memory
	load half	LDURH X1, [X2, #40]	$X1 = \text{Memory}[X2 + 40]$	Halfword memory to register
	store half	STURH X1, [X2, #40]	$\text{Memory}[X2 + 40] = X1$	Halfword register to memory
	load byte	LDURB X1, [X2, #40]	$X1 = \text{Memory}[X2 + 40]$	Byte from memory to register
	store byte	STURB X1, [X2, #40]	$\text{Memory}[X2 + 40] = X1$	Byte from register to memory
	move wide with zero	MOVZ X1, #20, LSL #0	$X1 = 20 \text{ or } 20 * 2^{16} \text{ or } 20 * 2^{32} \text{ or } 20 * 2^{48}$	Loads 16-bit constant, rest zeros
	move wide with keep	MOVK X1, #20, LSL #0	$X1 = 20 \text{ or } 20 * 2^{16} \text{ or } 20 * 2^{32} \text{ or } 20 * 2^{48}$	Loads 16-bit constant, rest unchanged

D-Instruction fields



- Data transfer
- opcode and op2 define data transfer operation
 - address is the ± 256 bytes displacement
- Rn is the base register
- Rt is the destination (loads) or source (stores)
- More complicated modes are available in full ARMv8

LEGv8 Memory Instructions

- Registers are 64 bits wide
- But sometimes we want to deal with non-64-bit entities
 - e.g. ints (32 bits), chars (8 bits)
- When we load smaller elements from memory, what do we set the other bits to?
 - Option A: set to zero – LEGv8 instructions LDURH, LDURB



- Option B: sign extend – LEGv8 instruction LDURSW



Load Instruction Sizes

How much data is retrieved from memory at the given address?

- LDUR X3, [X4, #100]
 - Load (unscaled) to register—retrieve a double word (64 bits) from address (X4+100)
- LDURH X3, [X4, #100]
 - Load halfword (16 bits) from address (X4+100) to the low 16 bits of X3—top 48 bits of X3 are set zero
- LDURB X3, [X4, #100]
 - Load byte (8 bits) from address (X4+100) and put in the low 8 bits of X3—zero extend the destination register X3 (top 56 bits)
- What about loading words?
- LDURSW X3, [X4, #100]
 - retrieve a word (32 bits) from address (X4+100) and put in lower half of X3—top 32 bits of X3 are sign extended

LEGv8 Data Transfer Instructions--Stores


- Store instructions are simpler—there is no sign/zero extension to consider
- STUR X3, [X4, #100]
 - Store (unscaled) register—write the double word (64 bits) in register X3 to the 8 bytes at address (X4+100)
- STURW X3, [X4, #100]
 - Store word—write the word (32 bits) in the low 4 bytes of register X3 to the 2 bytes at address (X4+100)
- STURH X3, [X4, #100]
 - Store half word—write the half word (16 bits) in the low 2 bytes of register X3 to the 2 bytes at address (X4+100)
- STURB X3, [X4, #100]
 - Store byte—write the least significant byte (8 bits) in register X3 to the byte at address (X4+100)

Load Instruction in Action

- LDURB X3, [X4, #100] // load byte
Retrieves 8-bit value from memory location (X4+100) and puts the result into X3. The other 56 most significant bits are 0—zero extended

<https://powcoder.com>

Add WeChat powcoder




Load Instruction in Action

- LDURB X3, [X4, #100] // load byte
Retrieves 8-bit value from memory location (X4+100) and puts the result into X3. The other 56 most significant bits are 0—zero extended

<https://powcoder.com>

Add WeChat powcoder



Load Instruction in Action – Example #2


- LDURSW X3, [X4, #100] // load signed word
Retrieves 4-byte value from memory location (X4+100) and puts the result into X3 (sign extended)

Assignment Project Exam Help

<https://powcoder.com>

Sign extend (0xE0295EFE) to
64 bits → 0x FFFFFFFFE0295EFE

Add WeChat powcoder



Example mixes decimal and hex to keep the numbers easy to read

Recall that E = 1110 and thus is treated as a negative 2's complement number

Load Instruction in Action – Example #2

- LDURSW X3, [X4, #100] // load signed word
Retrieves 4-byte value from memory location (X4+100) and puts the result into X3 (sign extended)

Assignment Project Exam Help

E 0295E FE


E = 14
111110

HEX: 0-7
8-F

<https://powcoder.com>

Sign extend (0xE0295EFE) to
64 bits → 0xFFFFFFFEE0295EFE


Add WeChat poweoder



Example mixes decimal and hex to keep the numbers easy to read
Recall that E = 1110 and thus is treated as a negative 2's complement number

Big Endian vs. Little Endian

- Endian-ness: ordering of bytes within a word
 - Little - increasing numeric significance with increasing memory addresses
 - Big – The opposite, most significant byte first
 - The Internet is big endian, x86 is little endian, LEG and ARMv8 can switch
 - But in general assume little endian. (Figures from Wikipedia)



Logistics

- There are 4 videos for lecture 4
 - L4_1 – ARM-ISA_Arithmetic-Logical_Instructions
 - L4_2 – ARM-ISA_Memory_Instructions
 - L4_3 – ARM-ISA_Memory-Instructions_Examples
 - L4_4 – C-to-Assembly
- There are two worksheets for lecture 4
 1. LEGv8 Assembly
 2. C to Assembly

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



L4_3 ARM-ISA_Memory- Instructions_Examples

Assignment Project Exam Help

<https://powcoder.com>

EECS 370 – Introduction to Computer Organization – Fall 2020

Add WeChat powcoder

Learning Objectives

- Recognize the set of instructions for ARM Architecture (ISA) and be able to describe the operations and operands for instructions
 - LEGv8 subset
- Ability to create simple ARM assembly programs, e.g., using mathematical, logic, and memory operations

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder


Example Code Sequence #1

- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107

little endian



ARM LEGv8			
LDUR	X4,	[X5, #100]	
LDURB	X3,	[X5, #102]	
STUR	X3,	[X5, #100]	
STURB	X4,	[X5, #102]	

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Assignment Project Exam Help

<https://register.powcoder.com>

Add WeChat powcoder

```
little endian
```



Example Code Sequence #1

- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107

little endian

ARM LEGv8		
LDUR	X4,	[X5, #100]
LDURB	X3,	[X5, #102]
STUR	X3,	[X5, #100]
STURB	X4,	[X5, #102]

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

X3	
X4	0xE5FF06C205FF0302

Example Code Sequence #1

- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107

little endian

ARM LEGv8	
LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STUR	X3, [X5, #100]
STURB	X4, [X5, #102]

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

register file	
X3	0x0000000000000000FF
X4	0xE5FF06C205FF0302

Example Code Sequence #1

- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

ARM LEGv8	
LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STUR	X3, [X5, #100]
STURB	X4, [X5, #102]

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

register file	
X3	0x0000000000000000FF
X4	0xE5FF06C205FF0302

workspace	start	
0xFF	0x02	100
0x00	0x03	101
0x00	0xFF	102
0x00	0x05	103
0x00	0xC2	104
0x00	0x06	105
0x00	0xFF	106
0x00	0xE5	107

little endian

Example Code Sequence #1

- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

ARM LEGv8	
LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STUR	X3, [X5, #100]
STURB	X4, [X5, #102]

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

register file	
X3	0x0000000000000000FF
X4	0xE5FF06C205FF0302

workspace	start	
0xFF	0x02	100
0x00	0x03	101
0x02	0xFF	102
0x00	0x05	103
0x00	0xC2	104
0x00	0x06	105
0x00	0xFF	106
0x00	0xE5	107

little endian



Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Pause

The next example is a review of Lecture 4 worksheet 1.

Pause, complete the worksheet, then proceed.

Example Code Sequence #2

- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)


Memory
(each location is 1 byte)

ARM LEGv8			
LDUR	X4,	[X5, #100]	
LDURB	X3,	[X5, #102]	
STURB	X3,	[X5, #103]	
LDURSW	X4,	[X5, #100]	

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107

little endian

Example Code Sequence #2

- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

ARM LEGv8		
LDUR	X4,	[X5, #100]
LDURB	X3,	[X5, #102]
STURB	X3,	[X5, #103]
LDURSW	X4,	[X5, #100]

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

register file	
X3	
X4	0xE5FF06C205FF0302

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107

little endian

Example Code Sequence #2

- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107

little endian

ARM LEGv8	
LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STURB	X3, [X5, #103]
LDURSW	X4, [X5, #100]

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

register file	
X3	0x0000000000000000FF
X4	0xE5FF06C205FF0302

Example Code Sequence #2

- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

ARM LEGv8	
LDUR	X4, [X5, #100]
LDURB	X3, [X5, #102]
STURB	X3, [X5, #103]
LDURSW	X4, [X5, #100]

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

register file	
X3	0x0000000000000000FF
X4	0xE5FF06C205FF0302

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
0xFF	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107

little endian

Example Code Sequence #2

- What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

ARM LEGv8		
LDUR	X4,	[X5, #100]
LDURB	X3,	[X5, #102]
STURB	X3,	[X5, #103]
LDURSW	X4,	[X5, #100]

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

register file	
X3	0x0000000000000000FF
X4	0xFFFFFFFFFFFF0302

Memory
(each location is 1 byte)

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
0xFF	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107

little endian

Logistics

- There are 4 videos for lecture 4
 - L4_1 – ARM-ISA_Arithmetic-Logical_Instructions
 - L4_2 – ARM-ISA_Memory_Instructions
 - L4_3 – ARM-ISA_Memory-Instructions_Examples
 - L4_4 – C-to-Assembly
- There are two worksheets for lecture 4
 1. LEGv8 Assembly
 2. C to Assembly

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



L4_4 C-to-Assembly

Assignment Project Exam Help
<https://powcoder.com>

EECS 370 – Introduction to Computer Organization – Fall 2020

Add WeChat powcoder

Learning Objectives

- Translate C-code *statements* to ARM assembly code
 - Break down complex C-code instructions into a series of assembly operations
 - Map variables to registers

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Converting C to assembly – Example #1

Write ARM assembly code for the following C expression (the array holds 64-bit integers):

Register to variable
mapping

X1→a
X2→b
X3→i
X4→*start address of
names*

C-code instruction

```
a = b + names[ i ];
```

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Converting C to assembly – Example #1

Write ARM assembly code for the following C expression (the array holds 64-bit integers):

Register to variable
mapping

X1→a
X2→b
X3→i
X4→*start address of
names*

C-code instruction

a = b + names[i];

ARM LEGv8

```
LSL X5, X3, #3      // calculate array offset i*8
ADD X6, X4, X5      // calculate address of names[i]
LDUR X7, [X6, #0]   // load names[i]
ADD X1, X2, X7      // calculate b + names[i]
```

Assignment Project Exam Help
<https://powcoder.com>
Add WeChat powcoder

Converting C to assembly – Example #2

ARM ISA

Lecture

Worksheet #2

Write ARM assembly code for the following C expression (assume an `int` is 4 bytes, unsigned `char` is 1 byte)

Register to variable
mapping

`X1` → *pointer to y*

C-code instructions

Assignment Project Exam Help
`struct { int a; unsigned char b, c; } y;`
`y.a = y.b + y.c;`
<https://powcoder.com>

Add WeChat powcoder

Converting C to assembly – Example #2

ARM ISA

Lecture

Worksheet #2

Write ARM assembly code for the following C expression (assume an `int` is 4 bytes, unsigned `char` is 1 byte)

Register to variable
mapping

`X1` → *pointer to y*

C-code instructions

Assignment Project Exam Help
`struct { int a; unsigned char b, c; } y;`
`y.a = y.b + y.c;`
<https://powcoder.com>

ARM LEV8

```
LDURB  X2, [X1, #4]    // load y.b
LDURB  X3, [X1, #5]    // load y.c
ADD     X4, X2, X3      // calculate y.b + y.c
STURW  X4, [X1, #0]    // store y.a
```

Add WeChat powcoder

See
supplemental
video for
detailed
explanation

How do you determine
offsets for struct sub-fields?
Next lecture will detail

Logistics

- There are 4 videos for lecture 4
 - L4_1 – ARM-ISA_Arithmetic-Logical_Instructions
 - L4_2 – ARM-ISA_Memory-Instructions
 - L4_3 – ARM-ISA_Memory-Instructions_Examples
 - L4_4 – C-to-Assembly
- There are two worksheets for lecture 4
 1. LEGv8 Assembly
 2. C to Assembly

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder