L15_1 Assignment Project Exam Help Detect-and-Forward

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

• To understand the flow of data through the datapath and between pipeline stages in reducing stalls arising from data hazards.


Assignment Project Exam Help

https://powcoder.com

Detect and Stall - Problems



- CPI increases every time a hazard is detected!
- Is that necessary? Not always!
 - Re-route the result of the most Exam Help
 - nor no longer needs to read R3 from reg file
 - It can get the data later (when it is ready)
 - This lets us complete the Wee Contact processed ear
 - But we need more control to remember that the data that we are not getting from the reg file at this time will be found elsewhere in the pipeline at a later cycle.








- Detect: same as detect and stall
 - Except that all 4 hazards must be treated differently
 - i.e., you can 4 to grant on the 14th Larens Ighlas
- Forward: https://powcoder.com
 - New bypass datapaths route computed data to where it is needed
 New MUX and control to pick the right data
- Beware: Stalling may still be required even in the presence of forwarding








We will use this program for the next example


```
Assignment Project Exam Help
1. add
2. nor 3 4
             5
                 https://pdwzades.com
3. add
4. lw 3 6 10
                           1. add
                                        3
             12 Add WeChat poweoder
5. sw
                                   6
                            3. add
                           4. lw
                                         10
                                   6
                            5. SW
```




































Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME AS	WB S1g 1	nme	nt I	Proj	ect	Exa	m I	Help)
nor 3 4 5		IF	ID	EX	Mh	tps	://pc	owc	ode	r.cc	m		
add 6 3 7			IF	ID	EXA	dd	Wie	Cha	t po)WC	ode	r	
lw 3 6 10				IF	ID	EX	ME	WB					
sw 6 2 12					IF	ID*	ID	EX	ME	WB			



Data Forwarding – Lecture vs. Project 3



- Some questions you may have
 - What is the WBEND pipeline register in the project for?
 - Why are 3 nops required to avoid hazards in the project?
 - But only 2 nops in class?
- Answer

https://powcoder.com

- The "magic" register file
 Lecture register file assumes internal forwarding in a single cycle, values written to a register are immediately reflected to any reads that occur in the same cycle.
- Project register file does not do internal forwarding.
- Most modern processors have internal forwarding as its cheaper than having an additional pipeline register.

Project 3 Design Tips



- Build up your simulator in pieces.
 - First, design code without any hazards get the pipeline flow to work for all instructions
 - Build up your data forwainding (remember to reading Iffe ho 3 places back to EX: EX/MEM, MEM/WB, and WB/END).

 - Handle control hazards. https://powcoder.com
 One extra cycle for stalls (simple register file implementation).
- Testcases are critical to debugging your sode oden't rely on the autograder!
- Use your functionally correct previous "golden design" for testing.
- Implement without considering hazards first, test with hazard-free code, then consider hazards.
- Watch discussion videos (or attend!)

Logistics

- There are 3 videos for lecture 15
 - L15 1 Detect-and-Forward
 - L15_2 Control-Hazaritanment Project Exam Help
 - L15 3 Branch-Prediction
- https://powcoder.com
 There is one worksheet for lecture 15
 - Add WeChat powcoder 1. L15 worksheet

L15_2 Assignment Project Exam Help Control-Hazards

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

- To identify and describe control hazards in the LC2K datapath.
- To identify the approaches to handling control hazards and their trade-offs.

Assignment Project Exam Help

https://powcoder.com

- Resources:
 - Pipeline simulator in Resources on EECS 370 website
 - https://vhosts.eecs.umich.edu/370simulators/pipeline/simulator.html

Control Hazard

Control hazard:

Also called branch hazard. When the proper instruction cannot execute in the proper pipeline clieck cycle belief settle instruction that was fetched is not the one that is needed: that is, the flow of instruction addresses is not what the pipeline expected.


Pipeline Function for **beq**



- Fetch: read instruction from memory.
- Decode: read source operands from registers.
- Execute: calculate targiet adore Praire text for Helpality.
- Memory: Send target to Post is a support
- Writeback: Nothing left to do.
 Add WeChat powcoder
- Branch outcomes
 - Not Taken
 - \bullet PC = PC + 1
 - Taken
 - PC = Branch Target Address









Approaches to Handling Control Hazards

- I. Avoid
 Make sure there are no hazards in the code.
 Assignment Project Exam Help
- II. Detect and stall https://powcoder.com
 Delay fetch until branchgesolved powcoder
- III. Speculate and Squash-if-Wrong
 Go ahead and fetch more instructions in case it is correct, but stop them if they should not have been executed.

Handling Control Hazards I: Avoid all Hazards

- Do not have branch instructions!
 - Impractical.
 - Using predicated in this class)

https://powcoder.com

- Delay taking branch Add WeChat powcoder
 - Special branch instruction where next N instructions still execute, and then branches after those
 - Not covered in more detail in this class







- Detection
 - Must wait until decode
 - Compare opcode to sxignanical Project Exam Help
 - Alternately, this is just another control signal https://powcoder.com
- Stall
 - Keep current instructions de fet & Chat powcoder
 - Insert noops
 - Pass noop to decode stage, not execute!









Problems with Detect and Stall




- CPI increases every time a branch is detected!
- Is that necessary? Not always!
 Branch not always taken ment Project Exam Help
 - Let us assume that it is NOT taken wooder.com
 - In this case, we can ignore the beq (treat it like a noop).
 - Keep fetching PC + 1 Add WeChat powcoder
 - What if we are wrong?
 - OK, as long as we do not COMPLETE any instructions we mistakenly executed.
 - i.e., make changes that will be seen later such as changing register or memory values.





- Speculate: assume not equal
 - Keep fetching from PC+1 until we know that the branch is really taken.
- Squash: stop bad in Strightnest Praiest Exam Help
 - Send a noop to Decode Execute and Memory
 - Send target address to PC








- CPI increases every time a branch is taken!
 - About 50%-66% of time
 - Is that necessary? Assignment Project Exam Help

https://powcoder.com

No! But how can Wasteth prowe the target before you even know the previous instruction is a branch – much less whether it is taken?



Logistics

- There are 3 videos for lecture 15
 - L15 1 Detect-and-Forward
 - L15_2 Control-Hazaritanment Project Exam Help
 - L15 3 Branch-Prediction
- https://powcoder.com
 There is one worksheet for lecture 15
 - Add WeChat powcoder 1. L15 worksheet

L15_3 Assignment Project Exam Help Branch-Prediction

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

- To identify the control and state for simple branch prediction.
- Ability to understand metrics for branch prediction accuracy.
 Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

Branch Prediction




- Predict the next fetch address (to be used in the next cycle)
- Requires three things to be predicted at fetch stage:
 Whether the fetched light ment Project Exam Help

 - Branch direction (if conditional) bowcoder.com
 - Branch target address (if direction is taken)
- Observation: Target address verhalts the same for a conditional direct branch across dynamic instances
 - Store the target address from previous instance and access it with the PC
 - Called Branch Target Buffer (BTB) or Branch Target Address Cache





Direction predictor (2-bit counters)



Branch Direction Prediction



- "Branch direction" refers to whether the branch was taken or not
- Two methods for predicting direction:
 - Static We predict once during compliation, and that prediction never changes
 - https://powcoder.com
 Dynamic We predict (potentially) many times during execution, and the prediction may change aver timeChat powcoder
- Static vs dynamic strategies are a very common topic in computer architecture

Branch Direction Prediction



- Compile time (static)
 - Always not taken
 - Always taken
 - Assignment Project Exam Help
 BTFN (Backward taken, forward not taken)
 - Profile based (likely direction)
 Program analysis based (likely direction)

Add WeChat powcoder

- Run time (dynamic)
 - Last time prediction (single-bit)
 - Two-bit counter based prediction
 - Two-level prediction (global vs. local)
 - Hybrid

Branch Direction Prediction (Static)



- Always not-taken
 - Simple to implement: no need for BTB, no direction prediction
 - Low accuracy: ~30-40%
 - · Compiler can layout coesignment likely path Exhemnet taken" path

Always taken

https://powcoder.com

- No direction prediction
- Better accuracy: ~60-70% Add WeChat powcoder
 - Backward branches (i.e. loop branches) are usually taken
 - Backward branch: target address lower than branch PC
- Backward taken, forward not taken (BTFN)
 - Predict backward (loop) branches as taken, others not-taken

Branch Direction Prediction (Dynamic)




- Last time predictor
 - Single bit per branch (stored in BTB)

- https://powcoder.com
 Always mispredicts the last iteration and the first iteration of a loop branch
 - Accuracy for a loop with N iteration N iteration
 - + Loop branches for loops with large number of iterations
 - -- Loop branches for loops will small number of iterations TNTNTNTNTNTNTNTNTN \rightarrow 0% accuracy

State Machine for Last-Time Prediction





Improving the Last Time Predictor



- Problem: A last-time predictor changes its prediction from T→NT or NT→T too quickly
 - Even though the spignolem Ry bjech ostantakelp or mostly not taken

https://powcoder.com

- Solution Idea: Add hysteresis to the predictor so that prediction does not change on a single different outcome
 - Use two bits to track the history of predictions for a branch instead of a single bit
 - Can have 2 states for T or NT instead of 1 state for each


Two-Bit Counter Based Prediction



- Each branch associated with a two-bit counter
- One more bit provides hysteresis
- Assignment Project Exam Help
 A strong prediction does not change with one single different outcome
 https://powcoder.com
- + Better prediction accuracy Add WeChat powcoder
- -- More hardware cost (but counter can be part of a BTB entry)








Two-Bit Counter Based Prediction


 What is the prediction accuracy of a branch with the following sequence of taken/not taken evaluations

T T T N Assignment Project Exam Help



actually

https://powcoder.com



Branch Prediction



• Predict not taken: ~50% accurate.

Predict backward taken: ~65% accurate.

• Predict same as last time: ~80% accurate.

https://powcoder.com

• Pentium: Add Weehit poweatter

• Pentium Pro: ~92% accurate.

• Best paper designs: ~96% accurate.

Can We Do Better? – Beyond EECS 370



- Absolutely take EECS 470
- TAGE Branch Prediction

 TAGE Branch Prediction
 - TAgged GEometric lenghttps://prowcoder.com
- Neural Branch Prediction

 Add WeChat powcoder
- State of branch prediction
 - Branch Prediction is Not a Solved Problem

Logistics



- There are 3 videos for lecture 15
 - L15 1 Detect-and-Forward
 - L15_2 Control-Hazaritanment Project Exam Help
 - L15 3 Branch-Prediction

- https://powcoder.com
 There is one worksheet for lecture 15
 - Add WeChat powcoder 1. L15 worksheet