18. Block Size and Writes

Assignment Project Exam Help

EECS 370 – Introduction to Computer Organization – Fall 2020

AddweChatpowcoder

EECS Department
University of Michigan in Ann Arbor, USA

© Narayanasamy 2020

The material in this presentation cannot be copied in any form without written permission

Announcements

Upcoming deadlines:

Assignment Project Exam Help

HW4

due Nov 10th
due Nov. 12th://powcoder.com Project 3

Add WeChat powcoder


Midterm regrade issues are being worked out. Should be resolved this week.

Assignment Project Exam Help


Recap: Memory Hiertapshypanyd: Odcheo The Basics

Add WeChat powcoder


Memory Technology Design Space



Memory hierarchy: Leveraging locality of reference



Memory in a Modern System



Intel Optane



Intel Optane web page



Theme Article

Language Support for Memory Persistency

Aasheesh Kolli

Pennsylvania State University and VMware Research

Exaministry of the part of the

Amazon Web Services

Stephan Diestelhorst ARM Research William Wang

University of Michigan

Peter M. Chen ARM Research

Satish Narayanasamy University of Michigan

Thomas F. Wenisch University of Michigan

owcoder

Abstract—Memory persistency models enable maintaining recoverable data structures in persistent memories and prior work has proposed ISA-level persistency models. In addition to these models, we argue for extending language-level memory models to provide persistence semantics. We present a taxonomy of guarantees a language-level persistency model could provide and characterize their programmability and performance.

■ Persistent memories (PMs), such as Intel's upcoming 3D XPoint memory, ¹ offer the durability of disk, better density than DRAM, and DRAM-like performance. These properties have spawned myriad efforts to adopt PM in computer systems. A particularly disruptive potential PM use case is to host in-memory recoverable data structures. PMs blur the traditional divide between a byte-addressable, volatile main memory, and a block-addressable, persistent storage. This memory

Digital Object Identifier 10.1109/MM.2019.2910821

Date of publication 16 April 2019; date of current version 8

May 2019.


allows programmers to directly manipulate recoverable data structures using processor loads and stores, rather than relying on performancesapping software intermediaries like the operating system and file system.²

Ensuring the recoverability of data structures requires programmers to be able to control the order stores reach PM. With out-of-order processing and write-back caching, stores may reach PM out of order, compromising data structure recoverability. Existing systems do not provide efficient mechanisms to enforce the order in which stores are written back. Recent work has proposed *persistency models* to provide programmers an interface to control the order persistent stores write

0272-1732 © 2019 IEEE Published by the IEEE Computer Society IEEE Micro

Cache: Importance

Caches consume



Review: A simple cache architecture

V/I	Tag Array	Data Array	
1	Addr-3	data-3	cache line
0	Addr-5	data-5	
0 1	Assignment Proj	ecata Exam Help	cache block
1	Addr-7 https://powc	data-7 oder.com	

A cache memory consists of multiple tag/block pairs (called cache lines) Add WeChat powcoder

Address is searched across all tags in parallel.

At most one tag will match

If there is a tag match, it is a cache HIT

If there is no tag match, it is a cache MISS

Temporal Locality

The principle of temporal locality in program references says that if you access a memory location (e.g., 0x1000) you will be more likely to re-access that location (e.g., 0x1000) than you will be to reference some other random location Assignment Project Exam Help

Temporal locality saystans: mps wooden. Should be placed into the cache It is the most recent reference location Add WeChat powcoder

Temporal locality says that data in least recently referenced (or least recently used – LRU) cache line should be evicted to make room for the new line

Because the re-access probability falls over time as a cache line isn't referenced, the LRU line is least likely to be re-referenced

Tracking LRU

```
Naïve method
```

```
Maintain LRU_rank per cache line

Set the LRU_rank of newly accessed block to 0. Increment others by 1.

Replace cache line with night through the line with the line with
```

```
LRU with least area overhead Add WeChat powcoder # permutations for N cache lines is n! need just \log(n!) bits for N cache lines
```

Problem — AMAT

Assume main memory access time does not include cache access time.

Suppose that accessing a cache takes 10ns while accessing main memory in case of cache-miss takes 100ns. Assignment Verogeon Emany addeds time if the cache hit rate is 97%?

https://powcoder.com

Add WeChat powcoder

To improve performance, the cache size is increased. It is determined that this will increase the hit rate by 1%, but it will also increase the time for accessing the cache by 2ns. Will this improve the overall average memory access time?

Problem —AMAT

Suppose that accessing a cache takes 10ns while accessing main memory in case of cache-miss takes 100ns. What is the average memory access time if the cache hit rate is 97%?

To improve performance, the cache size is increased. It is determined that this will increase the hit rate by 1%, but it will also increase the first accessing the cache by 2ns. Will this improve the overall average memory access time?

$$AMAT = 12 + (1 - 0.98)*100 = 14 \text{ ns}$$

This lecture

Cache blocks

Spatial locality

Assignment Project Exam Help

Problems

https://powcoder.com

Stores: Write-through vs WAidebackeChat powcoder

How can we reduce the overhead for each cache line?

Iru 1 1 110 1 7 170 Assignmagnt dataject Exam Help

https://powcoder.com

Cache bigger units Abah Weeshat powcoder

Each block has a single tag, and blocks can be whatever size we choose.

Increasing cache block size reduces (tag and other) overhead

Case 1:

Block size: 1 byte

1	0	74
1	6	160

V tag data (block)

Bits per tag

Assignment Project Exam Hel

- = log₂(number of blocks in memory)
- $= \log_2(16) = 4 \text{ bits}$

https://powcoder.com

Add WeChat powcoder

Case 2:

Block size: 2 bytes

1 6 160 170	1 0	74	110
100 170	1 6	160	170

V tag data (block)

Bits per tag

- = log₂(number of blocks in memory)
- $= \log_2(8) = 3 \text{ bits}$

Memory		С	DIOCK	BIOCK	
		C	Case1	Case2	
0	74		0	0	
1	110		1	0	
e12	120		2	1	
elş 4	130		3	1	
4	140		4	2	
5	150		5	2	
6	160		6	3	
7	170		7	3	
8	180		8	4	
9	190		9	4	
10	200		10	5	
11	210		11	5	
12	220		12	6	
13	230		13	6	
14	240		14	7	
15	250		15	7	


Block Block


Block size: Idea


If you increases inchee block joize Exam Help


https://powcoder.com => Increases data per cache line Add WeChat powcoder


=> Increases data per tag + reduces tag size





























When we accessed address 1, we also brought in address 0.

This turned out to be a good thing since we later referenced address 0 and found it in the cache.

Assignment Project Exam Help

Spatial locality in a program says that if we reference a memory location (e.g., 1000), we are more likely to reference a location near it (e.g. 1001, 999) than some random location.

Storing arrays in memory: Row major vs Column major

$$A = egin{bmatrix} a_{11} & a_{12} & a_{13} \ a_{21} & a_{22} & a_{23} \end{bmatrix}$$

could be stored in two possible ways:

Assignment Project Exam Help
Address Row-major order Column-major order


https://powcoder.com a_{11}

3	a_{21}	a_{22}
4	a_{22}	a_{13}


5 a_{23} a_{23}

Row major is a common choice


Observation: Applications access data near to what they just accessed



Observation: Applications access data near to what they just accessed



Observation: Applications access data near to what they just accessed



Importance of Cache on Performance:

Cache Aware code can be several times faster than non-Aware code

```
#include<stdio.h>
                                         #include<stdio.h>
                                                                          Live demo:
#include<stdlib.h>
                                         #include<stdlib.h>
                                                                          See L1 3 370 Course Overview
#define N 20000
                                         #define N 20000
                                                                          Video at minute 18:00
int arrayInt[N][N];
                                         int arrayInt[N][N];
                             Assignment Project Exam Help int main(int argc, char **argv)
int main(int argc, char
  int i, j;
                                                                                      i = 0 i = 1
                                                                                                    i = N - 1
                                            int count = 0;
  int count = 0;
                                          WeChat powcoder for (i=0; t < N; i++)
                                                                                 i = 0
  for(i=0; i < N; i++)
                                                                                 i = 1
                                              for(j = 0; j < N; j++)
    for(j = 0; j < N; j++)
                                                  count++;
         count++;
                                                                               i = N - 1
                                                  arrayInt[j][i] = 10;
         arrayInt[i][j] = 10;
                                              printf("Count :%d\n", count);
    printf("Count :%d\n", count);
```

Basic Cache organization

Decide on the block size

How? Simulate lots of different block sizes and see which one gives the best performance

Common cache block sizes: 32, 64 or 128 bytes

Assignment Project Exam Help
Larger block sizes reduce cache area overhead by:

Reducing number of cache lines. (therefore number of tags and other meta-data)

Reducing each tag size

Add WeChat powcoder **Address**


Tog	Block
lag	offset

Block size = 2 ^ (block offset)


sizeof(block offset) = log2(block size)

Tag size = address_size - block offset size


Practice Problem - Compute the register and cache state after executing the instruction sequence



Solution to Practice Problem



Solution to Practice Problem



Class Problem 1

Given a cache with the following configuration: cache size is 8 bytes, block size is 2 bytes, fully associative, LRU replacement. The memory address size is 16 bits and is byte addressable.

1. How many bits are for each tag? How many blocks in the cache?

Assignment Project Exam Help

2.For the following reference stream, indicate whether each reference is a hit or miss: 0, 1, 3, 5, 12, 1, 2, 9, 4 https://powcoder.com

3. What is the hit rate?

Add WeChat powcoder

4. How many bits are needed for storage overhead for each block?

Class Problem 1

Given a cache with the following configuration: cache size is 8 bytes, block size is 2 bytes, fully associative, LRU replacement. The memory address size is 16 bits and is byte addressable. Assume 2 bits per cache line to implement LRU.

- How many bits are for each tag? How many blocks in the cache?

 Tag = 16 1 Assignment Project Exam Help 2 byte blocks, 8 bytes total = 4 blocks. https://powcoder.com
- 2. For the following reference stream, indicate whether each reference is a hit or miss: 0, 1, 3, 5, 12, 1, 2, 9, 4 M,H,M,M,M,H,H,M,Mdd WeChat powcoder
- 3. What is the hit rate? 3/9 = 33 %
- 4. How many bits are needed for storage overhead for each block?

Overhead =
$$15 (Tag) + 1 (V) + 2 (LRU) = 18 bits$$

We are assuming 2 bits per cache line to store the LRU rank.

More efficient solutions for LRU exists: log2(#cache lines!) = log2(4!) = 5 bits

Class Problem 2—Storage overhead

Consider the following cache:

32-bit byte addressable ISA

Cache size : 64KB (kilo-bytes) = 64 * 8 kilo-bits = 512 Kilo-bits

Cache block size : 64 Bytes
Write-allocate, write-backgroupent Paroject Exam Help

Recall: 1 kilobyte = 1024 bytes (NOT 1000 bytes!)

Add WeChat powcoder

What is the cache area overhead (tags, valid, dirty, LRU)?

Class Problem 2—Storage overhead

```
Consider the following cache:
```

32-bit byte addressable ISA

Cache size : 64KB (kilo-bytes) = 64 * 8 kilo-bits = 512 Kilo-bits

Cache block size: 64 Bytes
Write-allocate, write-backgroupent Project Exam Help

Recall: 1 kilobyte = 1024 bytes (NOT 1000 bytes!)

Add WeChat powcoder

What is the cache area overhead (tags, valid, dirty, LRU)? Assume log(#blocks) bits for LRU.

```
Tag
              = 32 \text{ (Address)} - 6 \text{ (block offset)} = 26 \text{ bits}
\#blocks = 64K/64
                                                   = 1024
LRU bits
              = log(#blocks)
                                                   = 10 bits
                    = 26(Tag) + 1(V) + 1(D) + 10(LRU)
Overhead per block
                                                                 = 38 bits
Total overhead for cache = 38 bits * #blocks = 38 * 1024
                                                                  = 38912 bits
```

Handling Stores: Assignment Project Exam Help

write-through who write where we will be write where where we will be write with the work of the write where we will be write where we will be write where we will be write where where we will be write with the work of the write where we will be write where which we will be write with the write which we will be write which we will be write with the write which we will be write which we will be write which will be write which we will be write which we will be write which will be write which we will be write which will be write which will be write with the write which we will be write which will be write which will be write with the work will be write which will be write which will be write which will be write with the will be write with the

Add WeChat powcoder


Memory Tag Array Data Array Assignment Project Exam Helg https://powcoder.com Add WeChat powcoder

What about stores?


```
Where should you write the result of a store to an address X?
    If address X is in the cache
       Write to the cache.
       Should we also white is nearly roject Exam Help
               (yes - write-through: policy) coder.com (no - write-back policy – write only when modified cache block is evicted)
                               Add WeChat powcoder
    If address X is not in the cache
       Allocate address in the cache?
```

yes - allocate-on-write policy
no - directly write to memory, no allocate-on-write policy


Handling stores (write-through)




write-through (REF 1)




write-through (REF 1)




write-through (REF 2)




write-through (REF 2)




write-through (REF 3)




write-through (REF 3)




write-through (REF 4)




write-through (REF 4)



write-through (REF 6)



write-through (REF 6)



How many reads/writes to main memory in a write-through cache?

Each cache miss reads a block (2 bytes in our example) from main memory Total reads from main memory: 8 bytes

Total writes to main memory; 2 bytes der.com

Add WeChat powcoder

But, cache miss rate < 20%.

total main memory reads due to cache misses << main memory writes in a write-through cache

Write-through vs. write-back

Can we also design the cache to NOT write all stores to memory immediately?

We can keep the most recent copy in the cache and update the memory only when that data is evicted from the cache (a write-back policy).

Assignment Project Exam Help

Do we need to write-back all evicted cache blocks?


No, only blocks that have the three pintocoder

Keep a "dirty bit":


reset when the line is allocated set when the block is stored into

If a block is "dirty" when evicted, write its data back into memory.


Handling stores (write-back)




write-back (REF 1)




write-back (REF 1)




write-back (REF 2)




write-back (REF 2)




write-back (REF 3)




write-back (REF 3)




write-back (REF 4)




write-back (REF 4)




write-back (REF 5)



write-back (REF 5)



write-back (REF 5)



How many reads/writes to main memory in a write-through cache?

Each cache miss reads a block (2 bytes in our example) from main memory Total reads from main memory: 8 bytes

Each store writes a byte to main memory; 4 bytesder.com

Add WeChat powcoder

For this example, would you choose write-back or write-through?

Summary: Questions to ask about a cache

```
Cache design (so far):
         How many bytes of data storage?
         What is the block size?
                                                                                    (spatial locality)
        How many lines?

Assignment Project Exam Help

What is the replacement policy? (LRU? LFU? FIFO? Random?)
                                                                                    (temporal locality)
                                    https://powcoder.com
Performance
                                    Add WeChat powcoder
         What is the hit rate?
         What is the latency of an access?
```

Area overhead

How much overhead storage? (tags, valid, dirty, LRU)

Assignment Project Exam Help


Interactive tools

https://powcoder.com

Add WeChat powcoder

Interactive tool: caches

URL: Cache interactive simulator



Interactive tool: pipeline

URL: Pipeline interactive simulator

