L11_1 LC2K-Datapath Assignment Project Exam Help https://powcoder.com/

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Char powcoder

Learning Objectives


- Ability to trace and explain the flow of data in a single-cycle processor diagram, using the blocks from the previous lecture.
- Identify the timing and speration of control of the lift for a single-cycle processor.

 https://powcoder.com

Add WeChat powcoder


LC2Kx Datapath Implementation






Executing an SW Instruction






Executing an SW Instruction






Executing a BEQ Instruction






Executing "not taken" BEQ Instruction





Executing "taken" BEQ Instruction





So Far, So Good

- Every architecture seems to have at least one ugly instruction.
 - JALR doesn't fit into our nice clean datapath

Assignment Project Exam Help


- To implement JALR wehrtesd/powcoder.com
 - Write PC+1 into regB

• Move regA into PC Add WeChat powcoder

- Right now there is:
 - No path to write PC+1 into a register
 - No path to write a register to the PC


Executing a JALR Instruction






Executing a JALR Instruction






What If regA = regB for a JALR?





Changes for a JALR 1 1 Instruction









- All instructions run at the speed of the slowest instruction.
- Adding a long instruction can hurt performance
 What if you wanted to multiply! Exam Help
- You cannot reuse any plants of the processon
- We have 3 different adders to calculate PC+1, PC+1+offset and the ALU Add WeChat powcoder
 No benefit in making the common case fast
- - Since every instruction runs at the slowest instruction speed
 - This is particularly important for loads as we will see later



Single Cycle Timing

Problem: What is latency for LC2K instruction execution?

Latencies:

1 ns – Register read/write time

2 ns – ALU/adder Assignment Project Exam Help

2 ns - memory access (read or write)

0 ns – MUX, PC access, sign extend; ROM, wiresr.com

Inst.	get instr	read Add Y register	<mark>Же</mark> Ghat po operation	weodery read/write	write register	total
add						
beq						
SW						
lw						



Single Cycle Timing

Problem: What is latency for LC2K instruction execution?

Latencies:

1 ns – Register read/write time

2 ns – ALU/adder Assignment Project Exam Help

2 ns – memory access (read or write) 0 ns – MUX, PC access, sign extend, ROM, wires .com

Inst.	get instr	read Add Yregister	<mark>Же</mark> Ghat po operation	weodery read/write	write register	total
add	2 ns	1 ns	2 ns		1 ns	6 ns
beq	2 ns	1 ns	2 ns			5 ns
SW	2 ns	1 ns	2 ns	2 ns		7 ns
lw	2 ns	1 ns	2 ns	2 ns	1 ns	8 ns





Assume: 100 instructions executed

25% of instructions are loads,

10% of instructions Aresitonement Project Exam

45% of instructions are adds, and https://powcoder.com
20% of instructions are branches.

Inst.	total
add	6 ns
Hefg	5 ns
SW	7 ns
lw	8 ns

Single-cycle execution: Add WeChat powcoder

55

Optimal execution:

55





Assume: 100 instructions executed

25% of instructions are loads,

10% of instructions Aresitones ent Project Exam 1

45% of instructions are adds, and https://powcoder.com
20% of instructions are branches.

Inst.	total
add	6 ns
Hefg	5 ns
SW	7 ns
lw	8 ns

Single-cycle execution: Add WeChat powcoder

Optimal execution:

$$25*8ns + 10*7ns + 45*6ns + 20*5ns = 640 ns$$

Logistics

- There are 3 videos for lecture 11
 - L11 1 LC2K-Datapath Single-Cycle
 - L11_2 Multi-Cycles@ignment Project Exam Help

- L10_3 Multi-Cycle_1
 https://powcoder.com
 There is one worksheet for lecture 10
 - Add WeChat powcoder 1. L11 worksheet

L11_2 Assignment Project Exam Help MUITI-CVCIE https://powcoder.com

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

- Identify the patterns seen in single-cycle LC2K processor.
- Mapping to the datapath to enable different execution times for different instructions signment Project Exam Help
- Ability to trace and explainsthe flow dedatarin a multi-cycle processor diagram and the timing and operation of the control circuit for a multi-cycle processor. Add WeChat powcoder






- Each instruction takes multiple cycles to execute
 - Cycle time is reduced
 - Slower instructions take in the Project Exam Help
 - Faster instruction take fewer cycles
 - We can start next instruction to the content of t
 - Can reuse datapath elements each cycle
- What is needed to make this work? hat powcoder
 - Since you are re-using elements for different purposes, you need more and/or wider MUXes.
 - You may need extra registers if you need to remember an output for 1 or more cycles.
 - Control is more complicated since you need to send new signals on each cycle.

Nulti


add instruction
will take 4 cycles
(but cycles will be
shorter). Only use
the # of shorter
cycles needed for
the instruction






Multicycle LC2K Datapath








FSM – Multi-Cycle Control Signals













Building the Control ROM



Decoder Input: What happened to opcode???

Optimization using combinational logic. We will see it later, but opcode will *not* be input to the decoder

First slide of L3 3






What operations need to be done in the first cycle of executing any instruction?

- Read memory[PC] and store into instruction register.
 - Must select PC in memory address MUX (MUX = 0) Help
 Enable memory operation (Mem = 1) C in diagram


 - R/W should be (read) (Mem = 0) D in diagram
 Enable Instruction Register Write (POY 1) Film Giagram
- Calculate PC + 1
 - Send PC to ALU (MUX_{alu1} = 0) I in diagram
 - Send 1 to ALU ($MUX_{alu2} = 01$) J in diagram
 - Select ALU add operation $(ALU_{op} = 0) K$ in diagram
- $PC_{en} = 0$; $Reg_{en} = 0$; MUX_{dest} and $MUX_{rdata} = X$
 - A, E, F, G in diagram, respectively

Next State: Decode Instruction






First Cycle (State 0) Operation



This is the same for all instructions, i.e., any opcode.
We do not know what the instruction is before decoding.








• Represents ROM memory for state.

Marks output lines (vertical) that will be 1 when that line in the decoder (horizontal) is selected by the input









State 1: Output Function

Update PC
Read registers (regA and regB)
Use opcode to determine next state





Building the Control ROM – State 1




How will this be set?

We will revisit this later...










State 2: Add Cycle 3 Operation




Send control signals to MUX to select values of regA and regB and control signal to ALU to add



Multi. Cycle

Building the Control ROM – State 2




Property of the set is a set in the set i

We will revisit this later...










State 3: Add Cycle 4 Operation




Send control signal to address MUX to select dest and to data MUX to select ALU output, then send write enable to register file.



Cycle

Building the Control ROM – State 3




How will this be set?

We will revisit this later...




Return to State 0







Building the Control ROM – nor (States 4,5)






What About the Transition from State 1?


















FSM – Multi-Cycle Clock



clock











State 6: LW Cycle 3 Operation



Calculate address for memory reference




Building the Control ROM - State 6 1w






State 7: LW Cycle 4 Operation



Read memory location




Building the Control ROM - State 7 1w






State 8: LW Cycle 5 Operation



Write memory value to register file




Building the Control ROM - State 8 1w






Return to State 0






Building the Control ROM - sw (States 9,10)






Return to State 0






State 11: BEQ Cycle 3 Operation




Calculate target address for branch




Building the Control ROM State 11 – beq






State 12: BEQ Cycle 4 Operation





Building the Control ROM State 12 – beq



Logistics

- There are 3 videos for lecture 11
 - L11 1 LC2K-Datapath Single-Cycle
 - L11_2 Multi-Cycles@ignment Project Exam Help

- L10_3 Multi-Cycle_1
 https://powcoder.com
 There is one worksheet for lecture 10
 - Add WeChat powcoder 1. L11 worksheet