17. Cache and memory hierarchy: The basics

Assignment Project Exam Help

EECS 370 – Introduction to Computer Organization – Fall 2020

Add We Chat poweoder

EECS Department
University of Michigan in Ann Arbor, USA

© Narayanasamy 2020

The material in this presentation cannot be copied in any form without written permission

Announcements

Instructor switch:

Professor Satish Narayanasamy
Taking over from Professor Spilgrument Project Exam Help

Covering caches and virtual memory (asynchronous lectures #17 - #25) https://powcoder.com

Add WeChat powcoder Upcoming deadlines:

> due Nov 10th HW4

due Nov. 12th Project 3




Assignment Project Exam Help

Part 1: Memory Hierarthy: apd Caches: Introduction

Add WeChat powcoder

Memory seen in previous lectures

LC2K data-paths have these structures that hold data and instructions:



Memory System: Learning objective

can access 2¹⁸ bytes of memory LC2k program

Assignment accesect Examy Help memory MIPS program

https://powcoder.com (18 billion billion bytes!) ARM64 or x86-64 program

Add WeChat powcoder

Problem: No one memory technology is both fast and big to store all of program's data

Goal: Design a fast, big, and cheap memory system to store a program's data.

Memory System: Desirable Properties

Big memory

Fast memory

A load instruction would sail a data path, if memory access takes longer than a cycle

https://powcoder.com


Cheap memory

Measured as cost per byte Action to the description of the computers.

Volatile or not?

Does the data vanish or persist when power is turned off?

Memory Pyramid



SRAM (Static RAM)

Area: 6T: 6 transistors per bit (used on-chip within processor)

Fast: ~2ns access time, if size is small (few KBs)

Larger the Aissi longerethe Aresistiche Exam Help

Typical Size: Tens of KBs to a few MBs powcoder.com

Add WeChat powcoder

Cost: Expensive

~\$5.0 per megabyte

\$0.13 for 2^18 bytes of memory (LC2K ISA)

\$20,000 for 2^32 bytes of memory (MIPS ISA)

\$88 trillion for 2^64 bytes of memory (ARM64 ISA)

Volatile

DRAM (Dynamic RAM)

Area: A tiny capacitor and a transistor per bit

Slower: ~60ns access time (for few GBs of size)

Typical Size: Tens of GBs Assignment Project Exam Help

https://powcoder.com

Cost: Less expensive than SRAM

~\$0.004 per megabolte WeChat powcoder

\$0.00 for LC2K

\$16 for MIPS

\$70,000,000,000 for ARM64

Volatile

Disks

Obnoxiously slow: 3,000,000ns access time

Typical size: tens of TBs

Assignment Project Exam Help

Cheaper than SSDs (flash, PCM)
https://powcoder.com
\$0.000043 per megabyte Cost:

Add WeChat powcoder

\$0.00 LC2

\$0.18 for MIPS

\$760,000,000 for ARM64

Non-volatile

Flash

Floating-gate transistors. SSDs have replaced hard disks in mobile phones and laptops.

Slower still: ~250ns access time

Assignment Project Exam Help

Typical size: hundreds of GBs to a few TBs https://powcoder.com

Cost: Less expensive than DRAM Add WeChat powcoder

\$0.0012 per megabyte


\$0.00 for LC2

\$4.9 for MIPS

\$21,000,000,000 for ARM64

Non-volatile

Memory Technologies: Summary



volatile

Memory Hierarchy Goal

How to get best properties of different memory technologies?

A memory system that is as fast as SRAM, but as big and cheap as a hard-disk?

Assignment Project Exam Help

Fast:

Ideally run at precedence of the precedence of t

1 ns access time Add WeChat powcoder

Big and Cheap:

Sufficiently large to hold a program's data

Memory Hierarchy Analogy: Storing and retrieving a book

Option 1: Library stores all the books. Every time you switch to another book, return current book to library and get a new book.

Latency = few hours

Assignment Project Exam Help

Option 2: Borrow 20 frequently-used books and keep them at home book-shelf

Latency = few minutes (https://goppil/scope common so)

Option 3: Keep 3 books in backpack Add WeChat powcoder


Latency = few seconds (mostly, go to book-shelf once a day or so)







Memory hierarchy: Leveraging locality of reference



A Realistic Memory Hierarchy

Cheap, Big, Non-volatile.

Cache Few KBs to MBs of SRAM (within processor – on-chip cache) Fast Assignment Project Exam Help Small, so cheap Services most loads and stores, provided program has good locality https://powcoder.com **Main Memory** (outside processor porygonder Tens of GBs of DRAM Cheaper than SRAM, faster than flash/disk "Swap space" Few TBs OF flash and/or disk

Cache (SRAM) **Main memory** (DRAM) Flash SSD, **Hard disk**

No memory is enough for a 64-bit ISA (ARM64) program

Hard disk cost for storing all addresses accessible to a ARM64 program \$760 million for 2^64 bytes




Don't provision 2⁶⁴ bytes of storage (even a hard disk is too expensive!)

https://powcoder.com Fake it. Use "virtual memory" to provide an illusion that ISA's entire address space is available.

Add WeChat powcoder

A few TB is enough for most desktop machines today, or a smartphone in a few years

Computer "crashes" if your program exceeds machine's available swap space on disk



ISA abstraction hides memory hierarchy from programmers

The <u>architectural</u> view of memory is

- What the machine language (or programmer) sees above ISA
- Just a big array

Assignment Project Exam Help


Breaking up the memory systampstopiccom

- cache (SRAM), main memory (DRAM) and disk –
 is not architectural

 Add WeChat powcoder
 - ISA does not expose these details to the programmer
 - A new system implementation may break it up in a different way

Programmer can load/store to 2^64 memory locations; Can't see memory hierarchy

ARM-64 ISA



What is a cache?

Cache commonly refers to SRAM used on-chip within the processor.

However, even DRAM (main memory) is a "cache" in that

it temporarily stores data fetched from hard disk

Assignment Project Exam Help

A cache is used to store data thetis most likely to be referenced by a program

Try to maximize the number of the ewe (that/pores) and the serviced by the cache (avoid going slow, off-chip, main memory; or even worse, disk).

Thereby, minimize the <u>average memory access time (AMAT)</u> of a load/store

Cache: Importance

Caches consume Assignment Project Exam Help most of a processor's die area https://pow.coder.com Cache Add WeChat powcoder hat powcoder

Importance of Cache on Performance:

Cache Aware code can be several times faster than non-Aware code

```
#include<stdio.h>
                                        #include<stdio.h>
                                                                       Live demo:
#include<stdlib.h>
                                        #include<stdlib.h>
                                                                       See L1 3 370 Course Overview
#define N 20000
                                        #define N 20000
                                                                       Video at minute 18:00
int arrayInt[N][N];
                                        int arrayInt[N][N];
                            Assignment Project Exam Help argy) int main(int argc, char **argy)
int main(int argc, char
  int i, j;
  int count = 0;
                                          int count = 0;
                                          for(i=0: {< N; i++)
  for(i=0; i < N; i++)
                                            for(j = 0; j < N; j++)
    for(j = 0; j < N; j++)
                                                count++:
        count++;
                                                arrayInt[j][i] = 10;
        arrayInt[i][j] = 10;
                                            printf("Count :%d\n", count);
    printf("Count :%d\n", count);
```

Cache Design: This lecture

Basic Cache Architecture

Assignment Project Exam Help

How to select data to store in cache?

https://powcoder.com

Principle of Temporal locality

Add WeChat powcoder

Illustration

Performance metric: average memory access time

Assignment Project Exam Help

Part 2: Basic Cache Architecturer.com

Add WeChat powcoder

Basic Cache Design

Cache memory can copy data from any part of main memory. It has 2 parts:

- The TAG (CAM) holds the memory address
- The BLOCK (SRAM) Assignment Project Exam Help

	 Add WaChat navyaadar
addr	 Add WeChat powcoder
addr	https://powcoder.com

Accessing the cache: compare reference address and tag

- Match? Get the data from the cache block
- No Match? Get the data from main memory
- How to implement this functionality? Solution: CAM for storing tags

CAMs: content addressable memories

Instead of thinking of memory as an array of data indexed by a memory address

Think of memory as a set of that that Earliest Exam Helped key

https://powcoder.com

Add WeChat powcoder

Operations on CAMs


- Search: the primary way to access a CAM
 - Send data to CAM memory
 - Return "found" or "not found": "hit" or "miss"
 Assignment Project Exam Help
 If found, return location of where it was found or
 - If found, return location of where it was found or associated value https://powcoder.com

Add WeChat powcoder

□ Write:


- Send data for CAM to remember
 - Where should it be stored if CAM is full?
 - Replacement policy
 - Replace oldest data in the CAM
 - Replace least recently searched data

CAM = content addressable memory



When used in caches, all tags are fully specified (no X – no don't cares)

CAM example



5 storage element CAM array of 9 bits each

Previous use of CAMs


You have seen a simple CAM used before. When?

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

Fetch Stage with Branch Prediction



Cache Organization

Cache memory can copy data from any part of main memory. It has 2 parts:

- The TAG (CAM) holds the memory address
 The BLOCK (SRAM) holds the memory dataset Exam Help



Cache Organization

A cache memory consists of multiple tag/block pairs (called cache lines)

Searches can be done in parallel (within reason)

At most one tag will Assignment Project Exam Help

addr data


TAG BLOCK

https://powcoder.com
If there is a tag match, it is a cache HIT
Add WeChat powcoder

If there is no tag match, it is a cache MISS

Goal: Cache data likely to be accessed in the future

Caches: the hardware view



Assignment Project Exam Help

Part https://powcoder.com

Add WeChat powcoder

Cache Operation

On a cache miss:

Fetch data from main memory and

Assignment Project Exam Help Allocate a cache line and store fetched data in it https://powcoder.com

Which cache line should be allocated technical powcoder

If all cache lines are allocated, how to pick the victim for data replacement?

Something To Think About

Does an optimal replacement policy exist?

That is, given a choice of cache lines to replace, which one will result in the fewest total misses

during program execution

Assignment Project Exam Help

https://powcoder.com

Why would we care?

Add WeChat powcoder

Picking the Most Likely Addresses

What is the probability of accessing a random memory location?

With no information, it is just as likely as any other address

Assignment Project Exam Help

But programs are not random https://powcoder.com
They tend to use the same memory location over and over
Add WeChat powcoder

Temporal Locality

The principle of temporal locality in program references says that if you access a memory location (e.g., 0x1000) you will be more likely to re-access that location (e.g., 0x1000) than you will be to reference some other random location Assignment Project Exam Help

Temporal locality saystans: mps wooden. Should be placed into the cache It is the most recent reference location Add WeChat powcoder


Temporal locality says that data in least recently referenced (or least recently used – LRU) cache line should be evicted to make room for the new line


Because the re-access probability falls over time as a cache line isn't referenced, the LRU line is least likely to be re-referenced


Assignment Project Exam Help


Part 4: teach physicaler com


Add WeChat powcoder
































Assignment Project Exam Help

Part 5: Cacherer formance and Area Overhead

Add WeChat powcoder

Calculating Average Memory Access Time (AMAT)

 $AMAT = cache latency \times hit rate + memory latency \times miss rate$

Simple cache example: 3 misses, 2 hits

Assignment Project Exam Help

Assume following latencies: https://powcoder.com

Cache: 1 cycle

Memory: 15 cycles des wine hat podes oider to determine cache hit/miss)

AMAT for our example cache

= 1 cycle \times (2/5) + 15 \times (3/5)= 9.4 cycles per reference

AMAT: Example Problem

Assume the following latencies:

Cache cycle Main memory 100 cycles Disk 10,000 cycles

Assignment Project Exam Help
Assume main memory latency (100 cycles) includes time to determine hit/miss in cache.

https://powcoder.com Assume main memory is accessed on all cache misses, and that disk latency does **not** include time to determine hit/missin cocheChat powcoder

Assume a program with these characteristics:

100 memory references

90% of the cache accesses are hits

80% of the accesses to main memory are hits

What is the average memory access time (AMAT)?

Reducing Average Memory Access Time

Assignment Project Exam Help

Reduce latency of cache, main memory disk and/or

Increase hit rate of Aakh Wandharajowaenhary

Calculating Area Cost

```
How much does our example cache cost (in bits)?

Calculate storage requirements

2 bytes of SRAM

Calculate overhead to suppoignment Project Exam Help

2 4-bit tags
```

The cost of the tags is often forgotten for caches, but this cost drives the design of real caches

2 valid bits Add WeChat powcoder

What is the area cost if a 32-bit address is used?

Next lecture: How can we reduce the area cost?

Have a small address.

Impractical, and caches are supposed to be micro-architectural

Assignment Project Exam Help Solution: Cache bigger units of data larger than bytes

Each block has a single tag, anhthous /cpobe whatevecome we choose.

To Be Continued...

Add WeChat powcoder