L4_1 ARM-ISA Arithmetic-Logical_Instructions

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

- Recognize the set of instructions for ARM Architecture (ISA) and be able to describe the operations and operands for instructions
- Ability to create simple ARM assembly programs, e.g., using mathematical, logic, and memory operations

Add WeChat powcoder

Resources


- Many resources on 370 website
 - https://www.eecs.umich.edu/courses/eecs370/eecs370.f20/resources/

• ARMv8 referencesignment Project Exam Help

Discussion recordings

• Piazza

Office hours



ARMv8 (LEG) Reference Manual

Programming and Debugging
 C for C++ users by Ian Cooke

· ARMv8 (LEG) Full Reference Manual

VIDEO REVIEW

HOMEWORKS


PROJECTS





ARMs and LEGs

- ARMv8 is the 64 bit version—all registers are 64 bits wide
- Addresses are calculated to be 64 bits too Help
- https://powcoder.com
 BUT: Instructions are 32 bits
- Add WeChat powcoder
- We use a (small) subset of the v8 ISA used in P+H
- It is referred to as the LEGv8 in keeping with the body part theme!





ARM Instruction Set—LEGv8 subset

- The main types of instructions fall into the familiar classes we saw with LC-2K:
 - 1.Arithmetic
 - Add, subtract, multiply (not in LEGv8)

 Assignment Project Exam Help
 - 2.Data transfer

- https://powcoder.com
 Loads a stores—LDUR (load unscaled register), STUR, etc.
- 3. Logical


- Add WeChat powcoder
- AND, ORR, EOR, etc.
- Logical shifts, LSL, LSR
- 4. Conditional branch
 - CBZ, CBNZ, B.cond
- 5. Unconditional branch (jumps)
 - B, BR, BL

ARM ISA

LEGv8 Arithmetic Instructions

- Format: three operand fields
 - Destination register usually the first one *check instruction format*
 - ADD X3, X4, XAssigminkentAPDoject Exam Kelp
 - LC-2K generally has the destination on the right!!!!
 - e.g. add 1 2 3 // rattps://powcoder.com
- C-code example: $f = A(g_1 + g_2) + B(g_1 + g_2)$

Register to variable mapping X3→g X4→h X5→i X6→j





LEGv8 R-instruction Fields

opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits

- Register-to-register operations
- Consider ADD X3, X4, X7 Ssignment Project Exam Help
 R[Rd] = R[Rn] + D[Dm]
 - R[Rd] = R[Rn] + R[Rm]
 - Rd = X3, Rn = X4, Rm httpx://powcoder.com
- Rm = second register operand Add WeChat poweoder = Ø =
- shamt = shift amount
 - not used in LEG for ADD/SUB and set to 0
- Rn = first register operand
- Rd = destination register
- ADD opcode is 10001011000, what are the other fields?

Rd = x3 = 00011



LEGv8 Arithmetic Operations

- Machine State—more on this concept as our understanding evolves
 - Registers: 32 registers, 64-bit wide. X31 aliased to XZR which is always 0

 cannot use as adestination Project Exam Help
 - 2. PC—Program counter
 - 3. FLAGS: NZVC recordithes: espits/of(drithmetic) operations Negative, Zero, oVerflow, Carry—not present in LC2K


		Auu	VVELHALIUM	
Category I	nstru <mark>ctionExample</mark>	1100	WECHAL POW Meaning	Comments
	add	ADD X1, X2, X3	X1 = X2 + X3	Three register operands
	subtract	SUB X1, X2, X3	X1 = X2 - X3	Three register operands
	add immediate	ADDI X1, X2, 20	X1 = X2 + 20	Used to add constants
	subtract immediate	SUBI X1, X2, 20	X1 = X2 - 20	Used to subtract constants
	add and set flags	ADDS X1, X2, X3	X1 = X2 + X3	Add, set condition codes
Arithmetic	subtract and set flags	SUBS X1, X2, X3	X1 = X2 - X3	Subtract, set condition codes
	add immediate and set flags	ADDIS X1, X2, 20	X1 = X2 + 20	Add constant, set condition codes
	subtract immediate and set flags	SUBIS X1, X2, 20	X1 = X2 - 20	Subtract constant, set condition codes



I-instruction fields

opcode	immediate	Rn	Rd
10 bits	12 bits	5 bits	5 bits

- Format: second source operand can be a register or Immediate—a constant in the instruction itself
 - e.g., ADDI x3, x4, #1 ssignment Project Exam Help
- Format: 12 bits for immediate constants 0-4095 https://powcoder.com
- Do not need negative constants because we have SUBI Add WeChat powcoder





LEGv8 Logical Instructions

- Logical operations are bit-wise
- For example assume
- AND and OR correspond to C operators & and https://powcoder.com
- For immediate fields the 12-bit constant is padded with zeros to the left—zero extended

				A 44 V	VaChat marriagda
Category I	nstructionExample			Meaning QQ V	VeChatapowcode:
	and	AND	X1, X2, X3	X1 = X2 & X3	Three reg. operands; bit-by-bit AND
	inclusive or	ORR	X1, X2, X3	X1 = X2 X3	Three reg. operands; bit-by-bit OR
	exclusive or	EOR	X1, X2, X3	X1 = X2 ^ X3	Three reg. operands; bit-by-bit XOR
	and immediate	ANDI	X1, X2, 20	X1 = X2 & 20	Bit-by-bit AND reg. with constant
Logical	inclusive or immediate	ORRI	X1, X2, 20	X1 = X2 20	Bit-by-bit OR reg. with constant
	exclusive or immediate	EORI	X1, X2, 20	X1 = X2 ^ 20	Bit-by-bit XOR reg. with constant
	logical shift left	LSL	X1, X2, 10	X1 = X2 << 10	Shift left by constant
	logical shift right	LSR	X1, X2, 10	X1 = X2 >> 10	Shift right by constant



LEGv8 Shift Logical Instructions

opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits

- C-code equivalent: X6 = X23 >> 2; https://powcoder.com
- Question: LSL X6, X23, #2 ?

Add WeChat powcoder

- What register gets modified?
- What does it contain after executing the LSL instruction?
- In shift operations Rm is always 0—shamt is 6-bit unsigned

Shifting right by one bit -> divide by 2 Shifting left by one bit -> multiple by 2



LEGv8 Shift Logical Instructions

opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits

- C-code equivalent: X6 = X23 >> 2; https://powcoder.com
- Question: LSL X6, X23, #2 ?

Add WeChat powcoder

- What register gets modified?
- What does it contain after executing the LSL instruction?

In shift operations Rm is always 0—shamt is 6-bit unsigned

Shifting right by one bit -> divide by 2 Shifting left by one bit -> multiple by 2



Pseudo Instructions

- Instructions that use a shorthand "mnemonic" that expands to an assembly instruction
 - Exception to the "1-A sorgespanden pe between assembly and MC" rule
- Example: https://powcoder.com
 - MOV X12, X2 // the contents of X2 copied to X12 X2 unchanged Add WeChat powcoder
- This gets expanded to:
 - ORR X12, XZR, X2
- What alternatives could we use instead of ORR?



Pseudo Instructions

- Instructions that use a shorthand "mnemonic" that expands to an assembly instruction
 - Exception to the "1-A sorgespanden pe between assembly and MC" rule
- Example: https://powcoder.com
 - MOV X12, X2 // the contents of X2 copied to X12 X2 unchanged Add WeChat powcoder
- This gets expanded to:
 - ORR X12, XZR, X2
- What alternatives could we use instead of ORR? ADD X12, ZXR, X2



LEGv8 Assembly Example #1

 Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64-bit integer variable



Assume the variable is in register X1 WeChat powcoder was a way of the variable is in register X1.



LEGv8 Assembly Example #1

 Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64-bit integer variable




Assume the variable is in register X1 WeChat powcoder was a way of the variable is in register X1.




LEGv8 Assembly Example #1

 Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64-bit integer variable



Assume the variable is in register X1 WeChat powcoder Want These bits



Logistics

- There are 4 videos for lecture 4
 - L4_1 ARM-ISA_Arithmetic-Logical_Instructions
 - L4_2 ARM-ISA_MessignythestruPtroject Exam Help
 - L4_3 ARM-ISA_Memory-Instructions_Examples
 - L4_4 C-to-Assembly https://powcoder.com
- There are two worksheatsdfow becchatepowcoder
 - 1. LEGv8 Assembly
 - 2. C to Assembly

L4_2 ARM-ISA Memory-Assignment Project Exam Help Instructions https://powcoder.com

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

- Recognize the set of instructions for ARM Architecture (ISA) and be able to describe the operations and operands for instructions
- Ability to create simples ARM as Entry programs per and memory operations nttps://powcoder.com

Add WeChat powcoder



Word vs Byte Addressing

- A word is a collection of bytes
 - Exact size depends on architecture
 - in LC-2K and ARM, 4 bytes
 - Double word is 8 Mesignment Project Exam Help
- LC-2K is word addressable
 - Each address refers to a particular providing from the particula
 - Want to move forward one int? Increment address by one
 - Want move forward one And What Chat powcoder
- ARM (and most modern ISAs) is byte addressable
 - Each address refers to a particular **byte** in memory
 - Want to move forward one int? Increment address by four
 - Want to move forward one char? Increment address by one



LEGv8 Memory Instructions

- Employs base + displacement addressing mode
 - Base is a register
 - Displacement is 9-bit immediate ±256 bytes
 - Load signed word will sign extended to 64 bits.
 Load half and load byte will zero extend

Category I	nstructionExample	https://p	Meaning	Comments
	load register	LDURUK: DXX2,403	Maning DXVGQQQXI4GQM	Doubleword from memory to
				register
	store register	STUR X1, [X2,40]	Memory[X2 + 40] = X1	Doubleword from register to
		Add Wel	Chat powcode	nemory
	load signed word	LDÚRSW X1,[X2,40]	X1 = Memory[X2 + 40]	Word from memory to register
	store word	STURW X1, [X2,40]	Memory[X2 + 40] = X1	Word from register to memory
	load half	LDURH X1, [X2,40]	X1 = Memory[X2 + 40]	Halfword memory to register
	store half	STURH X1, [X2,40]	Memory[X2 + 40] = X1	Halfword register to memory
	load byte	LDURB X1, [X2,40]	X1 = Memory[X2 + 40]	Byte from memory to register
	store byte	STURB X1, [X2,40]	Memory[X2 + 40] = X1	Byte from register to memory
	move wide with zero	MOVZ X1,20, LSL 0	$X1 = 20 \text{ or } 20 * 2^{16} \text{ or } 20$ * $2^{32} \text{ or } 20 * 2^{48}$	Loads 16-bit constant, rest zeros
	move wide with keep	MOVK X1,20, LSL 0	$X1 = 20 \text{ or } 20 * 2^{16} \text{ or } 20$ * $2^{32} \text{ or } 20 * 2^{48}$	Loads 16-bit constant, rest unchanged



D-Instruction fields

opcode	address	op2	Rn	Rt
11 bits	9 bits	2 bits	5 bits	5 bits

Data transfer

Assignment Project Exam Help

- opcode and op2 define that ast ransfer of peration
 - address is the ±256 bytes displacement

 Add WeChat powcoder
- Rn is the base register
- Rt is the destination (loads) or source (stores)
- More complicated modes are available in full ARMv8




LEGv8 Memory Instructions

- Registers are 64 bits wide
- But sometimes we want to deal with non-64-bit entities
 - e.g. ints (32 bits), Aussignaties)t Project Exam Help
- When we load smaller elements from memory, what do we set the other bits to?
 - Option A: set to zero LEGv8 instructionsLDURH, LDURB



Option B: sign extend – LEGv8 instruction LDURSW





Load Instruction Sizes

How much data is retrieved from memory at the given address?

- LDUR X3, [X4, #100]
- Load (unscaled) to register—retrieve a double word (64 bits) from address (X4+100)
 LDURH X3, [X4, #100]
- - Load halfword (16 bits) fram address (X4+100) to the low 16 bits of X3—top 48 bits of X3 are set zero
- LDURB X3, [X4, #100]dd WeChat powcoder
 Load byte (8 bits) from address (X4+100) and put in the low 8 bits of X3—zero extend the destination register X3 (top 56 bits)
- What about loading words?
- LDURSW X3, [X4, #100]
 - retrieve a word (32 bits) from address (X4+100) and put in lower half of X3—top 32 bits of X3 are sign extended




LEGv8 Data Transfer Instructions--Stores

- Store instructions are simpler—there is no sign/zero extension to consider
- STUR X3, [X4, #100]
 - Store (unscaled) register—write the double word (64 bits) in register X3 to the 8 bytes at address (X44500) ment Project Exam Help
- STURW X3, [X4, #100]
 Store word—write the word (32 bits) in the low 4 bytes of register X3 to the 2 bytes at address (X4+100)
- STURH X3, [X4, #100 dd WeChat powcoder
 - Store half word—write the half word (16 bits) in the low 2 bytes of register X3 to the 2 bytes at address (X4+100)
- STURB X3, [X4, #100]
 - Store byte—write the least significant byte (8 bits) in register X3 to the byte at address (X4+100)



Load Instruction in Action


• LDURB X3, [X4, #100] // load byte Retrieves 8-bit value from memory location (X4+100) and puts the result into X3 ig The outher of the most significant bits are 0—zero extended





Load Instruction in Action


• LDURB X3, [X4, #100] // load byte Retrieves 8-bit value from memory location (X4+100) and puts the result into X3 ig The outher of the most significant bits are 0—zero extended





Load Instruction in Action – Example #2


• LDURSW X3, [X4, #100] // load signed word Retrieves 4-byte value from memory location (X4+100) and puts the result into its intermediate (Signe axtended) Exam Help





Load Instruction in Action – Example #2


• LDURSW X3, [X4, #100] // load signed word Retrieves 4-byte value from memory location (X4+100) and puts the result into X3i (signeaxtended) Exam Help





Big Endian vs. Little Endian

- Endian-ness: ordering of bytes within a word
 - Little increasing numeric significance with increasing memory addresses
 - Big The opposite, most significant byte first
 - The Internet is big endian, x86 is little endian, LEG and ARMv8 can switch
 - But in general assume little endian. (Figures from Wikipedia) https://powcoder.com



Logistics

- There are 4 videos for lecture 4
 - L4_1 ARM-ISA_Arithmetic-Logical_Instructions
 - L4_2 ARM-ISA_MessignythestruPtroject Exam Help
 - L4_3 ARM-ISA_Memory-Instructions_Examples
 - L4_4 C-to-Assembly https://powcoder.com
- There are two worksheatsdfow becchatepowcoder
 - 1. LEGv8 Assembly
 - 2. C to Assembly

L4_3 ARM-ISA Memory-Assignment Project Exam Help Instructions Examples

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

- Recognize the set of instructions for ARM Architecture (ISA) and be able to describe the operations and operands for instructions
- Ability to create simple ARM assembly programs, e.g., using mathematical, logic, and memory operations

Add WeChat powcoder



Example Code Sequence #1

• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

ARM LEGv8						
LDUR	X4.	ΓX5.	#100]			
LDURB	_	-	#102]			
STUR	_	_	#100]			
STURB	Х4,	[X5,	#102]			



workspace	Start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107
li	ttle er	ndian

I worksnace I start I




Example Code Sequence #1


• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory

(each location is 1 byte)

	ARM LEGv8							
Z	LDURB	X3, X3,	[X5,	#100] #102] #100] #102]				







• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

ARM LEGv8			
LDUR	X4,	[X5, #:	100]
LDURB	Х3,	[X5, #10	2]
STUR	ХЗ,	[X5, #10	00]
STURB	X4,	[X5, #10	2]

https://powieberf.idom		
_ Add X3	eChat powcoder	
X4	.	

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

	ARM LEGv8	7 X)
LDUR LDURB STUR STURB	X4, [X5, #100] X3, [X5, #100] X3, [X5, #100] X4, [X5, #102]	2]

https://poweboorf.ebm		
A dd 💥	eChat powcoder	
X4	<u></u>	

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

ARM LEGv8				
LDUR	X4, [X5, #100]			
LDURB	X4, [X5, #100] X3, [X5, #102]			
STUR	X3, [X5, #100]			
STURB	X4, [X5, #102]			

https://powiebderf.ebm		
Add X	eChat powcoder	
X4	1	

workspace	start	
0xFF	0x02	100
0x00	0x03	101
0x00	0xFF	102
0x00	0x05	103
0x00	0xC2	104
0x00	0x06	105
0x00	0xFF	106
0x00	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

ARM LEGv8			
LDUR	X4.	ΓX5.	#100]
LDURB	-		#102]
STUR	Х3,	[X5,	#100]
STURB	Х4,	[X5	, #102]

https://poweboorf.ebm		
A dd 💥	eChat powcoder	
X4	<u></u>	

workspace	start	
0xFF	0x02	100
0x00	0x03	101
0x02	0xFF	102
0x00	0x05	103
0x00	0xC2	104
0x00	0x06	105
0x00	0xFF	106
0x00	0xE5	107

Assignment Project Exam Help

https://powcoder.com

Pause

Add WeChat powcoder

The next example is a review of Lecture 4 worksheet 1. Pause, complete the worksheet, then proceed.



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

ARM LEGv8					
LDUR X4, [X5, #100]					
LDURB	ХЗ,	[X5,	#102]		
STURB	Х3,	[X5,	#103]		
LDURSW	Х4,	[X5,	#100]		

https://powieber.ibm		
Add W	eChat powcoder	
X4	*	

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

ARM LEGv8			
LDUR	X4,	[X5	, #100]
LDURB	X3,	[X5,	#102]
STURB	Х3,	[X5,	#103]
LDURSW	Х4,	[X5,	#100]

https://	posiebler.idm
_	eChat powcoder
X4	0xE5FF06C205FF0302

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

	ARM	LEGv8	7 1
LDUR LDURB			#100] , #102]
STURB LDURSW	Х3,	[X5,	#103] #100]

https://	postebler. Elm
Add X3	eChat powcoder
X4	0xE5FF06C205FF0302

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

ARM LEGv8				
LDUR	Χ Δ.	ΓX5.	#100]	
LDURB			#102]	
STURB			, #10 ³]	
LDURSW	_	_	#100]	

https://postetef.etm		
Add X3	0x00000000000000000000FF eChat powcoder	
X4	0xE5FF06C205FF0302	

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
0xFF	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107



• What is the final state of memory once you execute the following instruction sequence? (assume X5 has the value of 0)

Memory
(each location is 1 byte)

Assignment Project Exam Help

	ARM	LEGv8	7 1
LDUR	X4,	[X5,	#100]
LDURB	Х3,	[X5,	#102]
STURB	Х3,	[X5,	#103]
LDURSW	X4,	[X5	, #100]

https://	poweber.ibm
_	0x00000000000000000000FF Chat powcoder
	0xFFFFFFFFFF0302

workspace	start	
	0x02	100
	0x03	101
	0xFF	102
0xFF	0x05	103
	0xC2	104
	0x06	105
	0xFF	106
	0xE5	107

Logistics

- There are 4 videos for lecture 4
 - L4_1 ARM-ISA_Arithmetic-Logical_Instructions
 - L4_2 ARM-ISA_Messionyshestru Ptroject Exam Help
 - L4_3 ARM-ISA_Memory-Instructions_Examples
 - L4_4 C-to-Assembly https://powcoder.com
- There are two worksheatsdfow becchatepowcoder
 - 1. LEGv8 Assembly
 - 2. C to Assembly

L4_4 C-to-Assignment Project Exam Help https://powcoder.com

EECS 370 – Introduction to Computer Organization – Fall 2020 Add We Chat powcoder

Learning Objectives

- Translate C-code statements to ARM assembly code
 - Break down complex C-code instructions into a series of assembly operations
 - Map variables to registers ment Project Exam Help

https://powcoder.com

Add WeChat powcoder



Write ARM assembly code for the following C expression (the array holds 64-bit integers):

Register to variable mapping

X1→a

X2→b

X3→i

X4→start address of names

C-code instruction

a = b + names[i];

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder



Write ARM assembly code for the following C expression (the array holds 64-bit integers):

Register to variable mapping

X1→a

X2→b

X3→i

X4→start address of names

C-code instruction

```
a = b + names[i];
```

ARM LEGv8

```
Assignment Project Example pray offset i*8

ADD X6, X4, X5 // calculate address of names[i]

LDUMNTPS[//pot/oderleadnnames[i]

ADD X1, X2, X7 // calculate b + names[i]

Add WeChat powcoder
```

Worksheer

Write ARM assembly code for the following C expression (assume an int is 4 bytes, unsigned char is 1 byte)

Register to variable mapping

X1→pointer to y

C-code instructions

Assignment Project Exam Help
struct { int a; unsigned char b, c; } y;

y.a = https://powcoder.com

Add WeChat powcoder

Worksheer

Write ARM assembly code for the following C expression (assume an int is 4 bytes, unsigned char is 1 byte)

```
Register to variable mapping
```

X1→pointer to y

C-code instructions

```
Assignment Project Exam Help struct { int a; unsigned char b, c; } y;

y.a = https://powcoder.com
```

Add WeChat powcoder

```
LDURB X2, [X1, #4] // load y.b

LDURB X3, [X1, #5] // load y.c

ADD X4, X2, X3 // calculate y.b + y.c

STURW X4, [X1, #0] // store y.a

See

supplemental video for detailed explanation
```

ARM LEGv8

How do you determine offsets for struct sub-fields?

Next lecture will detail

Logistics

- There are 4 videos for lecture 4
 - L4_1 ARM-ISA_Arithmetic-Logical_Instructions
 - L4_2 ARM-ISA_MessiognythustruPtrojusct Exam Help
 - L4_3 ARM-ISA_Memory-Instructions_Examples
 - L4_4 C-to-Assembly https://powcoder.com
- There are two worksheatsdfow becchatepowcoder
 - 1. LEGv8 Assembly
 - 2. C to Assembly