



# L2\_1 – Instruction Set Architecture – Introduction

Assignment Project Exam Help

<https://powcoder.com>

EECS 370 – Introduction to Computer Organization – Fall 2020

Add WeChat powcoder

# Learning Objectives

- To identify the information of an Instruction Set Architecture (ISA)
- Be able to identify trade-offs relevant to ISA design
- Identify basic, course-granularity operation of a computer
  - Fetch, Decode, Execute

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

# Instruction Set Architecture (a.k.a. Architecture)

## Instruction Set Architecture (ISA)

- An abstract interface between the hardware and the lowest-level software that encompasses all the information necessary to write a machine language program that will run correctly, including instructions, registers, memory accesses, I/O, and so on.

Instruction Set Architecture (ISA)  
Includes anything programmers need to know to make a binary program work correctly

Instruction Set Architecture (ISA)  
Defines interface between hardware and software

# ISAs

Application software

Compilers

Architecture – a.k.a. ISA

- Platform-specific
- A limited set of assembly language commands available by hardware
  - e.g., ADD, LOAD, STORE, RET

Microarchitecture – hardware implementation of ISA

- Intel Core i9/i7/i5 implements x86 ISA (desktop/laptop)
- Apple A9 implements ARM v8-A ISA (iPhone)

Circuits

Devices

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

The software /  
hardware divide

# ISAs

Application software

Compilers

Architecture – a.k.a. ISA

- Platform-specific
- A limited set of assembly language commands available by hardware
  - e.g., ADD, LOAD, STORE, RET

Microarchitecture – hardware implementation of ISA

- Intel Core i9/i7/i5 implements x86 ISA (desktop/laptop)
- Apple A9 implements ARM v8-A ISA (iPhone)

Circuits

Devices

Implementation of design specification  
for software and hardware for – ISA


The software /  
hardware divide

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

# (Simplified) System Organization



CPU – Central Processing Unit

ALU – Arithmetic Logic Unit, executes instructions

PC – Program Counter, holds address (in memory) of next instruction


# von Neumann Architecture

- von Neumann Architecture
  - Data and instructions are stored in the same memory
  - Programs (instructions) can be viewed as data – simplifies storage
  - Data can be viewed as instructions – complicates security

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder



# von Neumann Architecture

- von Neumann Architecture
  - Data and instructions are stored in the same memory
  - Programs (instructions) can be viewed as data – simplifies storage
  - Data can be viewed as instructions – complicates security
- Instructions are stored sequentially in memory
  - Accessed by the program counter (PC) —it contains the address/location of the instruction the hardware is executing
  - The PC is simply incremented to “point to” the next instruction
  - “jumps” / “branches” override fetching the sequential next instruction
  - Terminology: Jumps are usually unconditional, and branches are conditional on a flag being checked
    - there are conditional jumps....






# von Neumann Architecture

1. Fetch – get the next instruction. Use the PC to find instruction, put into instruction register (IR).
  1. The PC is changed to “point” to the next instruction in the program
  2. Assume that the next instruction is sequential and contiguous in memory

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder




# von Neumann Architecture

1. Fetch – get the next instruction. Use the PC to find instruction, put into instruction register (IR).
  1. The PC is changed to “point” to the next instruction in the program
  2. Assume that the next instruction is sequential and contiguous in memory
2. Decode – control logic examines the contents of the IR to decide what functionality to perform

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder




# von Neumann Architecture

1. Fetch – get the next instruction. Use the PC to find instruction, put into instruction register (IR).
  1. The PC is changed to “point” to the next instruction in the program
  2. Assume that the next instruction is sequential and contiguous in memory
2. Decode – control logic examines the contents of the IR to decide what functionality to perform
3. Execute – the outcome of the decoding process dictates:
  1. An arithmetic or logic operation on data
  2. The kind of access to data in the same memory as instructions
  3. OR the outcome is a change of contents of the PC

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder




# von Neumann Architecture

1. Fetch – get the next instruction. Use the PC to find instruction, put into instruction register (IR).
  1. The PC is changed to “point” to the next instruction in the program
  2. Assume that the next instruction is sequential and contiguous in memory
2. Decode – control logic examines the contents of the IR to decide what functionality to perform
3. Execute – the outcome of the decoding process dictates:
  1. An arithmetic or logic operation on data
  2. The kind of access to data in the same memory as instructions
  3. OR the outcome is a change of contents of the PC
4. Go to step 1

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder



# Instruction Set Architecture – Design Space 1

- What instructions should be included?
  - add, multiply, divide, sqrt [functions]
  - branch [flow control]
  - load/store [storage management]
- What storage locations?
  - How many registers?
  - How much memory?
  - Any other “architected” storage?
- How should instructions be formatted?
  - 0, 1, 2 or more operands?
  - Immediate operands



# Instruction Set Architecture – Design Space 2

- How to encode instructions?
  - **RISC** (Reduced Instruction Set Computer):  
all instructions are same length (e.g. ARM, LC2K)  
smaller set of simpler instructions
  - **CISC** (Complex Instruction Set Computer):  
instructions can vary in size (Digital Equipment's VAX, x86)  
large set of simple and complex instructions
- What instructions can access memory?
  - For ARM and LC2K, only loads and stores can access memory  
(called a “**load-store architecture**”)
  - Intel x86 is a “**register-memory architecture**”, that is, other instructions beyond load/store  
can access memory
  - Also Compute in Memory (currently a research topic) – simple operations performed in  
memory without data moving to/from the processor.

# Many Choices, Many ISAs

- Why are there many ISAs?
  - Many problem domains, design constraints (e.g., power), differences of opinion


Assignment Project Exam Help

- How often are new architectures created?
  - New embedded processors are created all the time
  - Existing ISAs are extended for new problem domains
    - X86: MMX, MMX2, SSE, AVX, x87, x64
- Can you design one?
  - Yes!

<https://powcoder.com>

Add WeChat powcoder

# High-Level to Low-Level Language to Hardware








# Logistics

- No worksheet for this video

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



# L2\_2 Assembly and Instruction Encoding

Assignment Project Exam Help

<https://powcoder.com>

EECS 370 – Introduction to Computer Organization – Fall 2020

Add WeChat powcoder

# Learning Objectives

- To understand the process of encoding an assembly instruction
  - Converting from assembly to machine code

**Assignment Project Exam Help**

- After completing this video and associated worksheet:
  - You should be able to encode assembly instructions, necessary for Project 1

**Add WeChat powcoder**

# Assembly Code – Instruction Encoding

- Fields

- Opcode – What instruction to perform
- Source (input) operand specifier(s)
  - What data to perform operation on
- Destination (output) operand specifier(s)
  - What data to be updated

opcode	dest	src1	src2
ADD	X2	X1	100

Execution: value in register X2 = contents reg. X1 + constant 100

# Assembly Code - Properties

- Generally 1-1 correspondence with machine language
- Mnemonic codes facilitate programming
- Labels ( symbolic names )
- Direct control of the what processor does
- May execute fast, if you're good at it, but compilers can typically generate better code
- Still hard to use and not portable to other brands of machines

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

# Assembly – ARM Execution Example

Program

Opcode	Destination Register	Source Reg. 1	Source Reg. 2 / Immediate	Pseudocode
ADD	X3,	X1,	X2	$X3 = X1 + X2$
ADDI	X3,	X3,	#3	$X3 = X3 + 3$
SUB	X2,	X3,	X1	$X2 = X3 - X1$

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Register	Initial	ADD X3, X1, X2	ADDI X3, X3, #3	SUB X2, X3, X1
X1	25			
X2	-4			
X3	57			

# Assembly – ARM Execution Example

Program

Opcode	Destination Register	Source Reg. 1	Source Reg. 2 / Immediate	Pseudocode
ADD	X3,	X1,	X2	$X3 = X1 + X2$
ADDI	X3,	X3,	#3	$X3 = X3 + 3$
SUB	X2,	X3,	X1	$X2 = X3 - X1$

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Register	Initial	ADD X3, X1, X2	ADDI X3, X3, #3	SUB X2, X3, X1
X1	25	25	25	25
X2	-4	-4	-4	-1
X3	57	21	24	24

# Assembly – ARM Execution Example

Program

Opcode	Destination Register	Source Reg. 1	Source Reg. 2 / Immediate	Pseudocode
ADD	X3,	X1,	X2	$X3 = X1 + X2$
ADDI	X3,	X3,	#3	$X3 = X3 + 3$
SUB	X2,	X3,	X1	$X2 = X3 - X1$

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Register	Initial	ADD X3, X1, X2	ADDI X3, X3, #3	SUB X2, X3, X1
X1	25	25	25	25
X2	-4	-4	-4	-1
X3	57	21	24	24




# Assembly – Instruction Encoding

- Instructions are stored as data in memory
- Each instruction is encoded as a number

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder



$$011011010011001 = 2^0 + 2^3 + 2^4 + 2^7 + 2^9 + 2^{10} + 2^{12} + 2^{13} = 13977$$

# Assembly – Register Addressing



Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder

Using 6 bits, how many opcodes can this ISA implement?


# Assembly – Register Addressing

Example ISA  
(Simplified)



Assignment Project Exam Help

<https://powcoder.com>



000 → 111

Using 6 bits, how many opcodes can this ISA implement?


$2^m$

$$2^6 = 64$$

$2^2 \ 2^3 \ 2^4 \ 2^5 \ 2^6$

$$2^3 = 8$$

# Assembly – Register Addressing



Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Using 6 bits, how many opcodes can this ISA implement?

- m bits can encode  $2^m$  different values
- n values can be encoded in  $\lceil \log_2(n) \rceil$  bits
- For above
  - Can encode  $2^6 = 64$  opcodes
  - Can encode  $2^3 = 8$  src/destination registers

EECS 370 website has a lot of video tutorials, including binary representation  
<https://www.youtube.com/watch?v=KGPfymjE2z8&feature=youtu.be>

# Instruction Encoding – Example 1

What is the max number of registers that can be designed in a machine given:

- \* 16-bit instructions
- \* Num. opcodes = 100
- \* All instructions are (reg, reg)  $\rightarrow$  reg  
(i.e., 2 source operands, 1 destination operand, all operands can access all registers)

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



16 Bits total

# Instruction Encoding – Example 1

What is the max number of registers that can be designed in a machine given:

- \* 16-bit instructions
- \* Num. opcodes = 100
- \* All instructions are (reg, reg) → reg


$$9 / 3 = 3$$

Assignment Project Exam Help

(i.e., 2 source operands, 1 destination operand, all operands can access all registers)

<https://powcoder.com>

Add WeChat powcoder



$$100$$
$$2^6 = 64$$
$$2^7 = 2 \times 2^6 = 128$$

$$2^3 = 8 \text{ Reg.}$$

$$16 - 7 = 9$$

# Instruction Encoding – Example 1

What is the max number of registers that can be designed in a machine given:

- \* 16-bit instructions
- \* Num. opcodes = 100
- \* All instructions are (reg, reg)  $\rightarrow$  reg  
(i.e., 2 source operands, 1 destination operand, all operands can access all registers)

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



16 Bits total

- 1.num opcode bits =  $\lceil \log_2(100) \rceil = 7$
- 2.num bits for operands =  $16 - 7 = 9$
- 3.num bits per operand =  $9 / 3 = 3$
- 4.maximum number of registers =  $2^3 = 8$

# Instruction Encoding – Example 2

Given the following ISA instruction fields:




ADD opcode is 53

Register fields encoded with register number

What is the binary / hex / decimal encoding?

Assignment Project Exam Help  
<https://powcoder.com>




Add WeChat powcoder

binary	
hex	
decimal	



# Instruction Encoding – Example 2

Given the following ISA instruction fields:



ADD opcode is 53

Register fields encoded with register number

What is the binary / hex / decimal encoding?

	ADD	X2	X3	X1
binary	01101	010	011	001
hex	6	A	9	9
decimal	27289			

# Instruction Encoding – Example 2

Given the following ISA instruction fields:



ADD opcode is 53

Register fields encoded with register number

What is the binary / hex / decimal encoding?

Assignment Project Exam Help  
<https://powcoder.com>

Add WeChat powcoder

	opcode	dest	src1	src2
	ADD	X2	X3	X1
binary	011 0101	010	011	001
hex	0x6A99			
decimal	27289			

# Logistics

- This is the second of 3 videos for lecture 2
  - L2\_1 – ISA Introduction
  - L2\_2 – Assembly and Instruction Encoding
  - L2\_3 – Assembly Decoding
- There is one worksheet for lecture 2
  - One exercise on encoding, one for decoding
- Move on to L2\_3.

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



# L2\_3 Assembly Instruction Decoding

Assignment Project Exam Help

<https://powcoder.com>

EECS 370 – Introduction to Computer Organization – Fall 2020

Add WeChat powcoder



# Learning Objectives

- To understand the process of decoding an assembly instruction
  - Converting from machine to assembly code

**Assignment Project Exam Help**

- After completing this video and associated worksheet:
  - You should be able to decode machine code instructions, necessary for Project 1

**<https://powcoder.com>**

**Add WeChat powcoder**

# Instruction Decoding - Example

Example ISA  
(Simplified)

- Decoding: Given a machine instruction in decimal, convert to assembly


decimal

27292

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder




What steps are used to decode a machine code instruction?

# Instruction Decoding - Example

Example ISA  
(Simplified)

- Decoding: Given a machine instruction in decimal, convert to assembly

decimal 27292



- Convert to binary
- Separate into fields
- Convert to decimal
- Convert assembly instruction fields

# 1. Convert to Binary

- Given a machine instruction in decimal, convert to binary

$$43210 \quad 2^{14} + 2^{13} + 2^{11} + 2^9 + 2^7 + 2^4 + 2^3 + 2^2$$

decimal

27292

Assignment Project Exam Help


<https://powecoder.com>

Add WeChat powecoder

$$\begin{array}{r} 27292 \\ - 16384 \\ \hline 10908 \\ - 8192 \\ \hline 2716 \\ - 2048 \\ \hline 668 \\ - 512 \\ \hline 156 \end{array}$$

$$\begin{array}{r} 16 \\ - 8 \\ \hline 8 \\ - 4 \\ \hline 4 \end{array}$$

hex





# 1. Convert to Binary

- Given a machine instruction in decimal, convert to binary

decimal

27292

Assignment Project Exam Help

Convert with powers of two: <https://powcoder.com>

$$27292 = 2^{14} (16384) + 2^{13} (8192) + 2^{11} (2048) + 2^9 (512) + 2^7 (128) + 2^4 (16) + 2^3 (8) + 2^2 (4) = 0110 \ 1010 \ 1001 \ 1100$$

## 2. Separate into Fields

- Given a machine instruction in binary, separate into fields

decimal 27292


Assignment Project Exam Help

0110 1010 1001 1100

<https://powcoder.com>

Add WeChat powcoder

0110101 010 011 100



## 2. Separate into Fields

- Given a machine instruction in binary, separate into fields

decimal


27292

Assignment Project Exam Help

0110 1010 1001 1100

<https://powcoder.com>

Add WeChat powcoder




# 3. Convert Fields to Decimal

- Given a machine instruction in binary in fields, convert to decimal

decimal **27292**      **Assignment Project Exam Help**

<sup>5 4 3 2 1</sup>  
<sup>2 2 2 2 2</sup> <https://powcoder.com>  
**0110101** **010** **011** **100**  
**Add WeChat powcoder**



### 3. Convert Fields to Decimal

- Given a machine instruction in binary in fields, convert to decimal

decimal

27292
-------

Assignment Project Exam Help

<https://powcoder.com>


0110101

010

011

100

Add WeChat powcoder



## 4. Convert to Assembly

- Given a machine instruction in fields in decimal, convert to assembly

decimal

27292

Assignment Project Exam Help

<https://powcoder.com>

0110101

53

ADD

opcode

010

2

X 2

dest

011

3

X 3

src1

100

4

X 4

src2

From previous  
example:

ADD opcode is 53

## 4. Convert to Assembly

- Given a machine instruction in decimal, convert to assembly

decimal

27292

Assignment Project Exam Help

<https://powcoder.com>

0110101

53

ADD

opcode

010

2

X2

dest

011

3

X3

src1

100

4

X4

src2

From previous  
example:

ADD opcode is 53

# Decoding Example 2: LC-2K

Decode LC-2K machine code to LC-2K assembly: 16842754

16842754       $2^{20} = M = 1,048,576$

$2^{24} = 16,777,216$

Assignment Project Exam Help

LC-2K

<https://powcoder.com>

opcode = 24-22

Add WeChat powcoder

$2^{24} \rightarrow 2^{16} + 2^8$

65538  
- 65536  
-----  
2

{100}  
OP

{000}  
21-19  
rA

{001} {10}  
18-16 15-0 OFFSET  
rb

4

0

1

2

Beq

0

1 2



# Logistics

- This is the final of 3 videos for lecture 2
  - L2\_1 – ISA Introduction
  - L2\_2 – Assembly and Instruction Encoding
  - L2\_3 – Assembly Decoding
- There is one worksheet for lecture 2
  - One exercise on encoding, one for decoding
- Complete the participation quiz for lecture 2 on Canvas
  - Due by 9/6 at 11:59 pm

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder