

20. Caches: Set Associative

Assignment Project Exam Help

EECS 370 – Introduction to Computer Organization – Fall 2020

<https://powcoder.com>

Satish Narayanasamy
Add WeChat powcoder

EECS Department
University of Michigan in Ann Arbor, USA

© Narayanasamy 2020

The material in this presentation cannot be
copied in any form without written permission

Announcements

Upcoming deadlines:

HW4

due Nov 10th

Project 3

due Nov. 12th

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Grading policy: [Best of two](#)

Fully-associative caches

A block can go
to **any** location


Address:



3 bits

1 bit


tag data



Memory


0	100
1	110
2	120
3	130
4	140
5	150
6	160
7	170
8	180
9	190
10	200
11	210
12	220
13	230
14	240
15	250

Fully-associative cache: Placement & Access




Direct-mapped caches

A block can go
to **one** location



Direct-mapped cache: Placement & Access



This lecture

Set Associative Caches

Idea Assignment Project Exam Help
Illustration <https://powcoder.com>
3C problem Add WeChat powcoder

The middle ground...

Set associative caches

Partition memory into regions, like direct mapped but fewer partitions

Associate a region to a set of cache lines

Check tags for all lines in a set to determine a HIT

Treat each line in a set like a small fully associative cache


LRU (or LRU-like) policy generally used

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder

Set-associative cache



Set-associative cache: Placement & Access



Cache Organization Comparison

Cache size = 8 bytes (for all caches)


Block size = 2 bytes

#blocks = 4

Fully associative

blocks per set = all blocks = 4 in this example;

so, also correct to view this cache as 4-way associative




<https://powcoder.com>

Add WeChat powcoder

Direct mapped: (#blocks per set = 1)



2-way associative (#blocks per set = 2)



Cache Organization: Equations

Block

$$\#blocks = \text{cache size} / \text{block_size}$$

$$\#cache\ lines = \#blocks$$

$$\text{block_offset_size} = \log_2(\#block_size)$$

Assignment Project Exam Help

Set

$$\#sets = \frac{\#lines}{\#ways} = \frac{\#lines}{(\text{lines per set})}$$

Direct-mapped: $\#sets = \#lines / 1$

2-way associative: $\#sets = \#lines / 2$

n-way associative: $\#sets = \#lines / n$

fully-associative: $\#sets = 1$ (all lines are in 1 set)

$$\text{set_index_size} = \log_2(\#sets)$$

$$\text{Tag size} = \text{address size} - \text{set_index_size} - \text{block_offset_size}$$

Class Problem 1

For a 32-bit address and 16KB cache with 64-byte blocks, show the breakdown of the address for the following cache configuration:

Assignment Project Exam Help

A) fully associative cache

B) 4-way set associative cache

<https://powcoder.com>

Add WeChat powcoder

C) Direct-mapped cache

Class Problem 1 (Solution)

For a 32-bit address and 16KB cache with 64-byte blocks, show the breakdown of the address for the following cache configuration:

Assignment Project Exam Help
 $\#lines = 16KB / 64 \text{ byte} = 256$
 $Block_offset_size = \log(block_size) = \log(64) = 6 \text{ bits}$

A) fully associative cache **B) 4-way set associative cache**

Add WeChat powcoder
 $Tag = 32 - 6 = 26 \text{ bits}$
 $\#sets = \#lines / ways = \#lines / 4 = 64$
 $Set \text{ Index size} = \log(64) = 6 \text{ bits}$

C) Direct-mapped cache

$\#sets = \#lines / ways = \#lines / 1 = 256$
 $Set_index_size = \log(\#sets) = \log(256) = 8 \text{ bits}$
 $Tag = 32 - 6 - 8 = 18 \text{ bits}$

$Tag = address_size - set_index_size - block_offset_size$
 $= 32 - 6 - 6$
 $= 20 \text{ bits}$

Assignment Project Exam Help
Set Associative Caches: Illustration


<https://powcoder.com>

Add WeChat powcoder


Set-associative cache example (Write-back, write allocate)

Processor	Cache	Memory	Tag	Index	Block																																																																																																														
<p>Ld R1 ← M[1]</p> <p>Ld R2 ← M[5]</p> <p>St R2 → M[7]</p> <p>St R1 → M[4]</p> <p>Ld R3 ← M[0]</p> <p>Ld R2 ← M[8]</p>	<p>V d tag data</p> <table><tr><td>0</td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td></tr><tr><td>0</td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td></tr><tr><td>0</td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td></tr><tr><td>0</td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td></tr></table>	0								0								0								0								<table><tr><td>0</td><td>78</td></tr><tr><td>1</td><td>29</td></tr><tr><td>2</td><td>120</td></tr><tr><td>3</td><td>123</td></tr><tr><td>4</td><td>71</td></tr><tr><td>5</td><td>150</td></tr><tr><td>6</td><td>162</td></tr><tr><td>7</td><td>173</td></tr><tr><td>8</td><td>18</td></tr><tr><td>9</td><td>21</td></tr><tr><td>10</td><td>33</td></tr><tr><td>11</td><td>28</td></tr><tr><td>12</td><td>19</td></tr><tr><td>13</td><td>200</td></tr><tr><td>14</td><td>210</td></tr><tr><td>15</td><td>225</td></tr></table>	0	78	1	29	2	120	3	123	4	71	5	150	6	162	7	173	8	18	9	21	10	33	11	28	12	19	13	200	14	210	15	225	<table><tr><td>00</td><td>0</td><td>0</td></tr><tr><td>00</td><td>0</td><td>1</td></tr><tr><td>00</td><td>1</td><td>0</td></tr><tr><td>00</td><td>1</td><td>1</td></tr><tr><td>01</td><td>0</td><td>0</td></tr><tr><td>01</td><td>0</td><td>1</td></tr><tr><td>01</td><td>1</td><td>0</td></tr><tr><td>01</td><td>1</td><td>1</td></tr><tr><td>10</td><td>0</td><td>0</td></tr><tr><td>10</td><td>0</td><td>1</td></tr><tr><td>10</td><td>1</td><td>0</td></tr><tr><td>10</td><td>1</td><td>1</td></tr><tr><td>11</td><td>0</td><td>0</td></tr><tr><td>11</td><td>0</td><td>1</td></tr><tr><td>11</td><td>1</td><td>0</td></tr><tr><td>11</td><td>1</td><td>1</td></tr></table>	00	0	0	00	0	1	00	1	0	00	1	1	01	0	0	01	0	1	01	1	0	01	1	1	10	0	0	10	0	1	10	1	0	10	1	1	11	0	0	11	0	1	11	1	0	11	1	1
		0																																																																																																																	
		0																																																																																																																	
		0																																																																																																																	
0																																																																																																																			
0	78																																																																																																																		
1	29																																																																																																																		
2	120																																																																																																																		
3	123																																																																																																																		
4	71																																																																																																																		
5	150																																																																																																																		
6	162																																																																																																																		
7	173																																																																																																																		
8	18																																																																																																																		
9	21																																																																																																																		
10	33																																																																																																																		
11	28																																																																																																																		
12	19																																																																																																																		
13	200																																																																																																																		
14	210																																																																																																																		
15	225																																																																																																																		
00	0	0																																																																																																																	
00	0	1																																																																																																																	
00	1	0																																																																																																																	
00	1	1																																																																																																																	
01	0	0																																																																																																																	
01	0	1																																																																																																																	
01	1	0																																																																																																																	
01	1	1																																																																																																																	
10	0	0																																																																																																																	
10	0	1																																																																																																																	
10	1	0																																																																																																																	
10	1	1																																																																																																																	
11	0	0																																																																																																																	
11	0	1																																																																																																																	
11	1	0																																																																																																																	
11	1	1																																																																																																																	
<table><tr><td>R0</td><td></td></tr><tr><td>R1</td><td></td></tr><tr><td>R2</td><td></td></tr><tr><td>R3</td><td></td></tr></table>	R0		R1		R2		R3		<p>Misses: 0</p> <p>Hits: 0</p>																																																																																																										
R0																																																																																																																			
R1																																																																																																																			
R2																																																																																																																			
R3																																																																																																																			


Set-associative cache (REF 1)




Set-associative cache (REF 1)




Set-associative cache (REF 2)




Set-associative cache (REF 2)




Set-associative cache (REF 3)




Set-associative cache (REF 3)




Set-associative cache (REF 4)




Set-associative cache (REF 4)




Set-associative cache (REF 5)




Set-associative cache (REF 5)




Set-associative cache (REF 6)



Set-associative cache (REF 6)



Set-associative cache (REF 6)



Reasons for cache misses a.k.a. The **3C's** of Cache Misses

Compulsory miss

First reference to any block will always miss

Also sometimes called a “**cold start**” miss

Assignment Project Exam Help

Capacity miss

<https://powcoder.com>

Cache is too small to hold all the data

Would have had a hit with an infinite cache

Add WeChat powcoder

Conflict miss

Would have had a hit with a fully associative cache

Classifying Cache Misses

Can we classify a cache miss into one of the following?

Compulsory miss

Capacity miss

Conflict miss

Assignment Project Exam Help

Yes! Simulate three different caches

Simulate with a cache of unlimited size (cache size = memory size)

- Any misses must be **compulsory misses**

Simulate again with a fully associative cache of the intended size

- Any new misses must be **capacity misses**

Simulate a third time, with the actual intended cache

- Any new misses must be **conflict misses**

Fixing cache misses

Compulsory misses

First reference to an address

No way to completely avoid these

Reduce by **increasing block size (spatial locality)**

This reduces the total number of blocks

Capacity misses

Would have a hit with a large enough cache

Reduce by **building a bigger cache**

Conflict misses

Would have had a hit with a fully associative cache

Cache does not have enough associativity

Reduce by **increasing associativity**

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

3 C's Sample Problem

Consider a cache with the following configuration:

write-allocate

Cache size = 64 bytes

Block size = 16 bytes

2-way associative.

16-bit byte-addressable ISA. (address size is 16 bits)

LRU replacement policy.

Assume the cache is empty at the start.

For the following memory accesses, indicate whether the reference is a hit or miss, and the type of a miss (compulsory, conflict, capacity)

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

3 C's Practice Problem – Address sequence

Address

0x00

0x14

0x27

0x08

0x38

0x4A

0x18

0x27

0x0F

0x40

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

3 C's Practice Problem – Simulate infinite cache

Address

0x0	0
0x1	4
0x2	7
0x0	8
0x3	8
0x4	A
0x1	8
0x2	7
0x0	F
0x4	0

Tag

Block_offset

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

3 C's Practice Problem – Simulate fully associative cache

Address

0x0	0
0x1	4
0x2	7
0x0	8
0x3	8
0x4	A
0x1	8
0x2	7
0x0	F
0x4	0

Tag

Block_offset


tag

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

3 C's Practice Problem – Simulate given set associative cache



3 C's Practice Problem – 3 C's

Address	Infinite	FA	SA	3Cs
0x00	M	M	M	
0x14	M	M	M	
0x27	M	M	M	
0x08	H	H	H	
0x38	M	M	M	
0x4A	M	M	M	
0x18	H	M	H	
0x27	H	M	M	
0x0F	H	M	M	
0x40	H	H	M	

3 C's Practice Problem – 3 C's

Address	Infinite	FA	SA	3Cs
0x00	M	M	M	Compulsory
0x14	M	M	M	Compulsory
0x27	M	M	M	Compulsory
0x08	H	H	H	---
0x38	M	M	M	Compulsory
0x4A	M	M	M	Compulsory
0x18	H	M	H	---
0x27	H	M	M	Capacity
0x0F	H	M	M	Capacity
0x40	H	H	M	Conflict

Cache Parameters vs. Miss Rate

Cache Size

Block Size

Associativity

Replacement policy

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Questions to ask

Can block size be not power of 2?

Can number of sets be not power of 2?

Can number of ways be not power of 2?

Can we have 3-way set associative cache?

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Cache Size

Cache size in the total data (not including tag) capacity

bigger can exploit temporal locality better

not ALWAYS better

Too large a cache adversely affects hit & miss latency

smaller is faster => bigger is slower

access time may degrade critical path


Too small a cache

doesn't exploit temporal locality well

useful data replaced often

Working set: the whole set of data
executing application references

Within a time interval



Block size (also called Line size)

Block size is the data that is associated with an address tag

Sub-blocking: A block divided into multiple pieces (each with V bit)

Can improve “write” performance

Too small blocks

don't exploit spatial locality well

have larger tag overhead

Too large blocks

too few total # of blocks


likely-useless data transferred

Extra bandwidth/energy consumed

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Associativity

How many blocks map to the same set (same set index)?

Larger associativity

- lower miss rate, less variation among programs

- diminishing returns

Smaller associativity

- lower cost

- faster hit time

- Especially important for L1 caches

Power of 2 associativity?

