24. Virtual Memory: TLB and Caches

Assignment Project Exam Help

EECS 370 – Introduction to Computer Organization – Fall 2020

Add We Chat poweoder

EECS Department
University of Michigan in Ann Arbor, USA

© Narayanasamy 2020

The material in this presentation cannot be copied in any form without written permission

Final Exam

Online exam through Gradescope

Practice exam on Gradescope will be made available

Assignment Project Exam Help

Topics

Strong emphasis on topics since the midter mer.com

Pipelining

Add WeChat powcoder

Branch prediction


Caches

Virtual memory

Page offset size = log(4KB)=12 bits


(swap partition)

Virtual Memory: An Example



Address Translation

Virtual address = 0x000040F3




Physical address = 0x020C00F3

Page table lookups for address translation

N-level page table

Each address translation requires N memory accesses, one per level

Assignment Project Exam Help



Single-level page table

Problem: Address translation overhead

Address translation is on the critical path

Can be done only after virtual address is known

Need to done before accessing memory (optimized later with virtually-addressed caches)

Assignment Project Exam Help

Address translation requires accesses to the page table(s) in physical memory https://powcoder.com
A memory access (instruction fetch, load/store) performs N additional memory accesses, where N is the number of level And his table to be der Slow

After address translation, memory hierarchy is accessed to perform memory access

Solution: Translation look-aside buffer (TLB)

TLB is a special cache for page-tables.

Speeds-up address translation by reducing main memory accesses to page tables.


On a TLB miss, accessing the Persion of the page tables.

https://powcoder.com
Stores a small subset of valid page table entries.
Add WeChat powcoder

16-512 entries common.

Typically, has low miss rate (< 1%).

Translation look-aside buffer (TLB)



Putting it all together

OS: loading program in memory

Creates a new process P

Constructs a page table far Project Exam Help

Marks all page table entries as interior wiph appointer to the program. That is, point to the executable file containing the binary.

Add WeChat powcoder


Runs the program

Will get an immediate page fault on the first instruction (everything is on disk initially)


Loading a program into memory

Page size = 4 KB, Page table entry size = 4 B


Page table register points to physical address 0x0000




Loading a program into memory





Step 1: Read executable header & initialize page table





Step 2: Load PC from header & start execution














Reference 7FFC




Reference 7FFC




Reference 7FFC







Reference 2134



Reference 2134



Reference 2134



Can wessigipmed dreisst translation?

https://powcoder.com

Virtually-addressed caches

Address translation in a pipeline

Load/store: Memory stage

Instruction fetch: Fetch stage

Assignment Project Exam Help

When to do address translation?


After VA is computed, But before memory access is performed

Add WeChat powcoder

Is it possible to skip address translation for some memory accesses?


Yes. Answer: Virtually-addressed caches.

Option 1: Address translation before cache access




Address translation only for all accesses


Physically addressed caches




Option 2: Address translation after cache access



Option 2: Address translation after cache access



Virtually addressed caches



Address translation: Before or After Cache Access

Physically-addressed cache

Virtually-addressed cache

```
Generate virtual address -> Assignment Project Exam Help Access TLB -> Access cache -> https://powcoder.com if cache miss, access TLB -> if cache miss, access main memory powcoder.
```

Before Cache After Cache

Tradeoffs

Physically-addressed caches: Slow: Simple am Help

https://powcoder.com

Virtually-addressed caches: Fast; Complex Add WeChat powcoder

Physical Vs Virtual Caches: Latency

Physically-addressed caches

Cache is accessed with physical address (after VM translations).

- Slow. Cachescannena quessed palmafter address translation
- Inefficient, because all accesses need address translation https://powcoder.com

Virtually-addressed caches WeChat powcoder

Cache is accessed with virtual address (before VM translation).

- Fast. Skips address translation for cache hits.
- Efficient, because only cache misses need address translation

Physical Vs Virtual Caches: Complexity

Problem for virtually-addressed cache:

The same virtual address refers to different physical addresses in two different paceignment Project Exam Help

https://powcoder.com

To ensure process isolation, on a context switch:

Virtual cache need to be invalidated. Dirty cache blocks written back.

Physical cache need not be invalidated.

So, physical cache incurs fewer cache misses if context switches are very frequent (but generally they are not)


Typically, in moders signment Project Exam Help

Level-1 (L1) caches are to be fast.


L2 and L3 are physically And drew to Clarge provider:

Checking TLB before accessing them does not significantly affect their latency.

Physically addressed caches: detailed flow



Virtually addressed caches: detailed flow



OS Support for Virtual Memory

OS must be able to modify the page table register, update page table values, etc.

Assignment Project Exam Help To enable the OS to do this, **BUT** not the user program, we have different execution into desploye approximate the contract of th

- Executive (or supervisor or kernel level) permissions and
- User level permissions.

References (not part of Course Syllabus)

See how Intel's memory management hardware works, Intel x86 Software Manual: http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-vol-3a-part-1-manual.html

Chapter 4 is on Paging Assignment Project Exam Help Linux page table management:

https://www.kernel.org/doc/attps://powcodde.comd/un`derstand006.html

Add WeChat powcoder