Assignment Project Exam Help Computer architecture: processors https://powcoder.com

Add Wechatpowcoder


Dr Fei Xia and Dr Alex Bystrov

Introduction to processors


• The brain of the computing system, meant to carry out the intended fur Priopedit Exam Help when needed.

https://powcoder.com


A simplified view v1A0dd WeChat powcoder




Simplified View v2.0 – data types




Functional view



CPU Structure




Control unit: data flow



CPU control steps: data flow

- Fetch instructions
- Interpret in Ausignment Proje Construction Help
- Fetch data
- Process data
- Write data



Simplified view

Data flow: execute

- Fetch and Decode are very common in all CPU architectures: however Execute flow many taken many forms
- Depends on institution/pringexelevitedm
- May include
 - Memory read/writed WeChat powcoder
 - Input/Output
 - Register transfers
 - ALU operations

Prefetch

 Some architectures have this additional step to improve performance

Can fetch next instruction during execution of Help current instruction (pipelining)

- Called instruction preference powcoder.com
- Prefetch can require accessing main memory Add WeChat powcoder



Improved Performance through Prefetch


- Prefetch offers good performance as it reduces the latency between CPH and the main memory
- But performance is not doubled:
 - Fetch usually shartepsharpowooder.com
 - Prefetch more than one instruction?
 - Any jump or branch the that represented instructions are not the required instructions
- Add more stages or time multiplex the stages to improve performance

Pipelining


- Detailed data flow
 - Fetch instractingnment Project Exam Help
 - Decode instruction
 - Control operand the segowcoder.com
 - Fetch operands
 Add WeChat powcoder
 Execute instructions

 - Write result
- Overlap these operations


Timing of Pipeline – 6 stages



Branch in a Pipeline



Resource conflict stalls




Apart from branching, it is possible to have stalls because of resource conflicts

Needs careful processor pipeline design with appropriate arbitration between streams (eg. skip the cycle 4)

Dealing with Branches

- Multiple Streams
- Prefetch Brangeent Project Exam Help
- Loop buffer https://powcoder.com
- Branch prediction
- Delayed branchingdd WeChat powcoder

Prefetching branching target



Loop Buffer

- Often jump targets are a loop with sequence of instructions Assignment Project Exam Help
 Very fast memory (IRs) stores these N Instructions in
- sequence https://powcoder.com
 The instructions in the loop can be pipelined
- Maintained by fetch dtdg Wof pipaline owcoder
- Check buffer before fetching from memory
- Very good for small loops or jumps
- Used by CRAY-1

Branch Prediction (1)

- Predict never taken (pessimistic)
 - Assume that suppression Assume that supp
 - Always fetch next instruction
 - Examples: 6802 h & thax/1h/780 (majorifacture) by DEC)
 - Do not prefetch Afted bwe Chat powcoder
- Predict always taken (optimistic)
 - Assume that jump will happen during fetch
 - Next fetch the branch target instruction

BP (1)

```
main()
int a,b,c[50];
b = 2;
for( a = 0; a < 50; a + +)
    c[a] = a * b;
```

Assignment Pr

```
r3, #2
        mov
               r3, [fp, #-16]
        str
               r3, #0
        mov
               r3, [fp, #-20]
        str
        b
               .L2
.L3:
               r1, [fp, #-20]
               r0, r3, r2
               r2, #207
              COA CIF2 COM
               r1, fp, #12
        add
               r3, r3, r1
               r3, [fp, #-20]
        add
               r3, r3, #1
               r3, [fp, #-20]
        str
 .L2:
               r3, [fp, #-20]
        ldr
               r3, #49
        cmp
        ble
               .L3
        sub
               sp, fp, #12
Architecldmfdopps{fpEB9097}
```

Predict always jump has a 49/50 success rate and predict never jump has a 1/50 success rate

Branch Prediction (2)

- Predict by Opcode

 - Some instructions are more likely to result in a jump than others
 For example COMPARE instructions
 - Can get up to 75% success
- Taken/Not taken swhttps://powcoder.com
 - Based on previous history (machine learning aided)
 - Good for loops Add WeChat powcoder
- Delayed Branch
 - Do not take jump until you have to
 - Do all current in sequence until the jump instruction
 - Rearrange instructions

Speedup from pipelining


- Ideally should equal to the number of pipelined stages (pipeline depth) ssignment Project Exam Help

 – Without pipelining, EPI is equal to the number of stages in Data
 - Flow; assuming each stagentips://powwcoolerxcome depth)
 - CPI = clocks per instruction, ideally = 1


Add WeChat powcoder CPI_{pipelined} = Ideal CPI + Average Stall cycles per Inst

$$Speedup = \frac{Ideal \, CPI \times Pipeline \, depth}{Ideal \, CPI + Pipeline \, stall \, CPI} \times \frac{Cycle \, Time_{unpipelined}}{Cycle \, Time_{pipelined}}$$

Pipelined architecture examples




Control unit: CPU types



Von Neumann architecture

- "Princeton architecture"
- Data and instauctions share the same memory interface with the CPU
- Input and output helpe percenter.com interconnects
- Usually simplified todding a first powcoder for all data/instructions transfer
- Most of classical and current systems belong to this to some degree



Source: Kapooht


Harvard architecture

Separate instruction and data memories
 connected to the process of the proc



A bit of both

- Modified Harvard architecture
 - Or sometimes called "almost You Neumann architecture"
 Memories inside and close to CPU are divided into
 - instruction and data
 - Instruction registers sind/data was sorder.com
 - Instruction cache and data cache (usually L1 cache)
 - Connected with separate interconnects
 - Memories further away from CPU are organized in Von Neumann fashion
 - ARM and Intel current tech processors use this
 - Review pipeline stalls when fetch clashes with data store (slide 13)



CISC and RISC

- CISC: complex instruction set computer
- RISC: reduced instruction set computer Assignment Project Exam Help
- Berkeley group coined the term RISC and made a CPU called RISC 1, soon attepstantownage sincipance
- SPARC also emerged And SWeChat powcoder
- ARM has a range of RISC architectures
- Early RISC CPUs had about 50 instructions compared to 200-300 common for CISC
 - The aim was to simplify CPU to process (and start) instructions faster

RISC philosophy

- Instructions of fixed length executing in a single clock cycle
- Pipelines to achieve one-instruction-per-one-clock-cycle throughput (nease granteen chejioptogramme per advance)
- Simple control logic to increase clock speed no micro-code

MIPS example: add \$rd, \$rs, \$rt

B ₃₁₋₂₆	B ₂₅₋₂₁	B ₂₀₋₁₆	B ₁₅₋₁₁	B ₁₀₋₆	B ₅₋₀
opcode	register s	register t	register d	shift amount	function


CISC characteristics

- Binary compatibility
- Old binary code can run on newer versions
 Complex control logic to support many instructions
- Use of micro-code https://powcoder.com

 One program instruction can execute in many cycles
- Variable-length instructions to save programmemory

 Add WeChat powcoder memory
- Small internal register sets compared with RISC
- Complex addressing modes, operands can reside in external memory or internal registers

A CISC versus RISC example



One way of looking at it...

- Runtime = clock-period x CPI x N_{instr}
- CISC tries to reduce the number Project Exam Help
 - Fewer instructions to do more
 - Increased CPI https://powcoder.com
 - Complex CPU design (multi-mode registers, and multi-cycle executions)
- RISC tries to reduce the clock cycles per instruction
 - less cycles-per-instr
 - more instructions
 - simpler CPU design
- Obvious trade-offs can be seen!

Another way of looking at it

- CISC assembler code may be easier for human programme Asso gandent Project Exam Help
 - When manually coding
- But is this advantage really relevant these days?

Add WeChat powcoder