Assignment Project Exam Help ACMs – a single bit https://powcoder.com

Add Wechatpowcoder

Dr Fei Xia and Dr Alex Bystrov

Pools

- Writer and reader may access the ACM fully asynchronous gignment Project Exam Help
 - No synchronization between the two processes
 - No waiting by either powcoder.com
 - Overwriting

Add WeChat powcoder

- Re-reading
- Conceptual single-space buffer
 - Permanently holding a valid data item

ACM data requirements

Data coherence

- Complete Aats items writte Project. Fox modified p mid-transfer
- Reader does not the provided by that contains parts from different items provided by writer (e.g., you and the same record if ids are being transferred)

ACM data requirements

- Data freshness
 - Specific to Also igolment Project Exam Help
 - Reader does not obtain any data item that is older than the most retains: fully own codicencions a ACM
 - Not relevant for multi-stage traditional buffers such as
 FIFO Add WeChat powcoder
- Data sequencing
 - Reader's input data items follow the same order as they are written by the writer (for pool and FIFO)

Data item

- The data communication is assumed to consist of the transfer of a stream Help
- A data item is a data record/packet/file of the same type/size for each data scompounication in stance
 - The size in particular is not determined without a concrete mechanism and an Weschart powcoder
 - Could be quite large generally assumed not possible to transfer one item during a single reader or writer clock cycle (otherwise the problem is trivial and uninteresting)

Special case: data item = 1 bit

 To transfer a single bit, a simple method is to copy it from to gasister than jette Exam Help

- Writer runs on Computer 1 and reader runs on computer 2

https://powcoder.com
Computer 1

Add WeChat powacoder

FF1

FF2

Clock2

Flip-flop review

 For a level-triggered flip-flop, when clock=1 (or 0, depending on the design), Q is set to D

Assignment Project Exam Help

Otherwise, Q keeps its value no matter what D does

For an edge-triggent of the clock (again the actual active edge could petiting of things depending on

 \square

the design)

D	С	Q _{n+1}	
X	0	Q _n	Hold
0	1	0	Reset
1	1	1	Set


Operations of the FFs

Writer puts data on wire by setting Q of FF1
using Clock Assignment Project Trans Wielp
using Clock2




Operations of the FFs

• Assuming rising edge protocol, on the rising edge of Clock? stigen value of the pind the part of the principal of the part of the principal of the part of the p



However ...

• What if on the rising edge of Clock2 the value of Q_{FF1} is being thing and enterprise to Eleck1? Help




Clocked D-latch requirements

- D-latch is an example, same is true for all types of clocked FFs and latches
 - When you want to same the total of the tall of the relative to the clock edge, that data needs to satisfy "setup and hold" Kendition bowcoder.com
 - Otherwise you are not guaranteed correct digital behaviour
 - In other words, when you sample the part of the in a state of change
 - This is because your reading latch is not a pure digital device, but an analogue device approximating a digital device

Switching element review

- Example: MOSFET
 - A MOSFETAssnigtrsmitch between Ota Foxtaim Piletp
 - Any switch that can switch between 0 and 1 encoded by two discrete haltes of powerset planty (voltage, current, displacement, etc.) cannot implement 0-time switching unless process copy power = ∞, which does not exist
 - Switching in a MOSFET involves the charging or discharging of a non-0 capacitance through a non-0 resistance



Saumitra R Mehrotra & Gerhard Klimeck

Sampling a wire using a clock edge

- This is an analogue process
 - The clock edge ignet vertical injure Exam Help
 Clock signal rising/falling takes time ≠ 0

 - The change of signal of the writer side in not vertical in time
 - This change take Atime We Chat powcoder
- When these two events are very close or overlap in time
 - The sampled D_{FF2} signal on the reader side is nondeterministic

Metastability in synchronizers


Picture from Prof Delong Shang, IMECAS

- When sampling clock and signal oject Exam Help change clash in time, uncertain D_{FF2} $\mathbb{S}_{1.0}^{1.0}$ may cause Q_{FF2} to take non-0 and non-1 values for https://deptimecoder.com

- FF2 latches this halfway value so that Q_{FF2}=Qbar_{FF2}Actor for the labor policy hance


 It is sort of stable but not really, hence the word metastability

 Q_{FF2} eventually settles to one of the binary values non-deterministically



Mechanical system analogy

- The sampling circuit may be regarded as a wedge/hill entrusted with determining if a ball is falling down the left or right hand the left or right hand the left or right hand the left of same Help
 - If the ball is on the left hand side, it slides down the left hand side of the hilltog: /alley on the left, indicating 0
 - If the ball is on the right hand side, it slides down the right hand side of the hill to a valley on the right indicating 1
 - If the ball is dead centre, however, it may balance on top of the wedge shape for unbounded time, as any wedge, no matter how sharp, is flat/level on top, just as the bottom of the ball it is flat/level



Non-determinism in decision making

- People used to think decision making was deterministic Assignment Project Exam Help
 Zhuangzi (C4, BCE) reasoned that he could definitely
 - Zhuangzi (C4, BCE) reasoned that he could definitely make a choice between fish and bear's paw by free will
 Aristotle (C4, BCE) reasoned that he could definitely make a choice between fish and bear's paw by free will
 - Aristotle (C4, BCE) ridiculed the idea that if a man is equally thirsty and hungry, and given food and drink, he could die of hunger thirstybe cause of provectioner
 - Al-Gazhali (C11-12, CE) thought that a man possesses an inherent quality the nature of which is to differentiate things, therefore two seemingly the same dates with equal desirability will not impede the choosing of one

Non-determinism in decision making

- Jean Buridan, c. 1340
 - Should twa so ingent project therethe Welp cannot break the deadlock, all it can do is to suspend judgment until the trice in the course of action is clear.
 - The (in)famous Add awseshparpowcoder
 - Picture credited to New York Herold, c. 1900



26/10/20 ACMs, EEE8087

What about the maths?

- Metastability has exponential decay
 - In other wards ithe three the mane likely p any metastability has settled, but the settling probability increase probability increase is possible to but reduces towards time = ∞
- Mean time between falling by who die in because of metastability

$$MTBF = \frac{e^{t_r/\tau}}{F_D \cdot F_C \cdot T_p}$$

 T_p propagation delay of FF2 F_D data frequency (FF1) F_C clock frequency (FF2) t_r resolution time (sync period) τ time related to setup and hold (FF2)

In other words

- MTBF is greater (better) if
 - FF2 is faster (sharper wedge/hill in the mechanical analogy)
 Both data change and sampling clocks are slow

 - Resolution time requirement is relaxed (you can wait for a longer time before Mitto Onization With the description of the descrip realized with multiple layers of FFs on the reader side)
- In other words, you read towise fast semiconductor slowly
 - When you read claims that someone's metastability MTBF is longer than your lifetime or even the lifetime of the universe, be very suspicious

In other words

- Asynchronous data transfer does not always work even farsaising leebit Project Exam Help
 - How can we then organize large-size data items to be passed from writetps://www.coder.com
- Turns out this is overly pessimistic © Add WeChat powcoder
- Question:
 - Why do we seem to only care for the settling of the signal/data (potentially unbounded delay) and not for the value it settles to (non-deterministic 0 or 1)?