Operating Systems and Concurrency

https://polygrony.gov.com

Add Genri De Maere and Isaac Triguero coder

University Of Nottingham United Kingdom

2018

- Virtual memory relies on localities which constitute groups of pages that are used together, e.g., related to a function (code, data, etc.)

 • Places session ve from Ocarity Coloring T. COM

 - If all required pages are in memory, no page faults will be generated
- Page tables become more complex (present/absent bits, reference redifficultive and larger te. provintive coder




Figure: Multi-level page tables (from Tanenbaum)

- Page tables: maintaining performance and inverted page tables
- Several key decisions have to be made when using virtual memory
 - When are pages fe ched ⇒ demand or pre-paging
 - What pages are removed from memory ⇒ page replacement algorithms
- The painted and the element of the painted of the contraction of the

- Memory organisation of multi-level page tables:

 - The root page table is always maintained in memory

 Pide table Sthems (Ver Translatine) True to their size
- Assume that a **fetch** from main memory takes T nano seconds
 - With a single page table level, access is 2 × T
 - : With the lag with elevers laccess is 3×1 wooder

- The root page table is always maintained in memory
- Page tables themselves are maintained in virtual memory due to their size
- Assumethat a tetch from main memory takes. I nane seconds
 - With a single page table level, access is 2×7
 - With two page table levels, access is $3 \times T$
 - ...
- With the level, every never for a level recome stimes slower:
 - Assuming that the second level page table is already in main memory
 - Memory access already forms a bottleneck under normal circumstances

Page Tables Revisited: Translation Look Aside Buffers (TLBs)

- Translation look aside buffers (TLBs) are (usually) located inside the memory management unit
 - They cache the most frequently used page table entries. They cache be searched in parallel OCCI. COM
- The principle behind TLBs is similar to other types of caching in operating systems
- Remember Ccalify state that rates is maked are under of references to a small number of pages




Figure: TLB Address Translation with a single-level page table(from Stallings)

Page Tables Revisited: Translation Look Aside Buffers (TLBs)

Assume a 20ns associative TLB lookup Memory access with TLB project Exam Help Assume a 20ns associative TLB lookup

- Assume a 100na mamory access time
- Assume a 100ns memory access time

- Performance evaluation of TLBs:
- For an 80% hit rate, the estimated access time is:

- For a 98% hit rate, the estimated access time is: $120 \times 0.98 + 220 \times (1 0.98) = 122$ ns (i.e. 22% slowdown)
- Note that page tables can be held in virtual memory ⇒ further (initial) slow down due to page faults

Assignate table's size populational to the number of pages in the virtual address space \Rightarrow this can be prohibitive for modern machines

- An "inverted" page table's size is proportional to the size of main member to S. //10WCOOLET COM
 - The inverted table dontains one entry for every frame (i.e. not for every page), and it indexes entries by frame number, not by page number.
 - When a process references a page, the OS must search the (entire) interred page and to be conesponding entry the page and process id)

 in this could be too slow.
 - Solution: Use a hash function that transforms page numbers (n bits) into frame numbers (m bits) - Remember: n > m.

As the tourne number with bethe inject of the finder page table Help Process Identifier (PID) - The process that owns this page.

- Virtual Page Number (VPN)
- Protention bis Read Write Execution der.com
- Chaining Pointer This field points toward the next frame that has exactly the same VPN. We need this to solve collisions.



Figure: Example of an Inverted Page Table Entry (other info bits are not shown here)

Virtual Memory

Page Tables Revisited: Inverted Page Tables - Address translation




Figure: Address Translation with an Inverted Page Table

Signment Project Exam Help The OS maintains a single inverted page table for all processes

- It saves lots of space(especially when the virtual address space is much Jarger than the physical memory)
- powcoder.com
 - Virtual-to-physical translation becomes much harder/slower.
 - Hash tables eliminates the need of searching the whole inverted table, but we have to handle collisions (that will also slow down the translation).
- Commonly used on 64-bit machines (e.g. Windows 10) http://answers.microsoft.com/en-us/windows/forum/windows_ 10-performance/physical-and-virtual-memory-in-windows-10/ e36fb5bc-9ac8-49af-951c-e7d39b979938

- Two key decisions have to be made using virtual memory

 - What pages are removed from memory and when ⇒ page replacement algorithms
- Pages are shuttled between primary and secondary memory
 Add WeCnat powcoder

- Demand paging starts the process with no pages in memory
 - The first instruction will immediately cause a page fault
 - More pare auts vil ob Whit the vil stabilise with a until moving to the next locality
 - The set of pages that is currently being used is called its working set (⇔ resident set) _____
- Pages and loaded when least, i.p. 60 MgG Gold Will

- When the process is started, all pages expected to be used (i.e. the working set) could be brought into memory at once

 - This tan drastically reduce the page fault rate

 Hetriev ng multiple contiguously stored) pages reduces transfer times (seek time, rotational latency, etc.)
- Pre-paging loads pages (as much as possible) before page faults are generated a sylvia mechanism is upon revinces as swapped out/in)

- Avoiding unnecessary pages and page replacement is important!
- Let ma, p, and pft denote the memory access time (2 times for single two partial traces and page fault time, respectively, the effective access time is then given by:

Assignment of 100ns (10-9) (Therefore, 2 accesses ->

With a memory access time of 100ns (10⁻⁹) (Therefore, 2 accesses -> 200ns) and a page fault time of 8ms (10⁻³)

https://powcoder.com
$$T_a = (1-\rho) \times 200 + \rho \times 8000000$$
 (2)

- Flecall that acties to hard of ives is very slow (e.g. at 7200 RPM, half a turn with hard of ive takes about 42 milli-seconds.
- The expected/effective access time is proportional to page fault rate when keeping page faults into account
 - Ideally, all pages would have to be loaded without demand paging

Assignment Project Exam Help The S must choose a page to remove when a new one is loaded (and

- all are occupied)
- This phoice is made by page replacement algorithms and takes into
 - When the page is last used/expected to be used again
 - Whether the page has been modified (only modified pages need to be
- oices have to be made intelligently (\rightleftharpoons random) to save

time/avoid thrashing

Algorithms

- Optimal page replacement
- FIFT page replacement Coder.com
 - Clock replacement
- Not recently used (NRU)
- Leas Ace the us Will Chat powcoder

Optimal Page Replacement

- Each page is labeled with the number of instructions that will be executed/length of time before it is used again
- the optimal one to remove
- The optimal approach is not possible to implement
 - It can be used for post-execution analysis ⇒ what would have been the main in the number of trade tables at 100 WCOCC
 - It provides a lowerbound on the number of page faults (used for comparison with other algorithms)

Page Replacement First-In, First-Out (FIFO)

- FIFO maintains a linked list and new pages are added at the end of the list
- The htest pse at the control of the weather and the control of t
- The (dis-)advantages of FIFO include:


 - It is easy to understand implement.
 It petitums poorly Eneavily and papers events is likely and evicted as a lightly used pages

FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13



FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13



FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13



FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13



FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13



FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13



FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13



FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13




FIFO Simulation

Assume we have a system with eight logical pages and four physical



The number of page faults that are generated is 13



- Translation look aside buffers to speed up access to page tables
- Invention Soles/powcoder.com
- Fetching policies (demand paging, pre-paging)
- Page replacement strategies

Add WeChat powcoder

¹Tanenbaum Section 3.3, 3.4,

Exercise: FIFO vs. optimal page replacement

Compare FIFO with the optimal page replacement algorithm. The

process starts up with none of its pages in memory.

Start and the hitimum hood Coage lauk and the page lauk gand the page lauk. The page lauk and the page




Figure: Optimal Page Replacement

Submit your answer at:

https://b.socrative.com/login/student/

Room name: G52OSC