Topic 1

Assignment Project Exam Help

Computer System Overview

Add WeChat powcoder

Topic Objectives

- review basic computer hardware components: processor, memory, I/O modules and system bus
- understand the roles of different CPU registers (pc, psw etc)
 Assignment Project Exam Help
- understand how data flow between CPU, memory and various I/O devices via system buses
- understand in telephotopy methodopy and deterrupt handling
- understand memory hierarchy cost versus speed, decreasing frequency of access to lower speed memory, and cache memory
- understand the differences between programmed I/O, interrupt-driven I/O and DMA

Main Points

- How to balance the speed differences between components (such as CPU vs hard disk) so that: Assignment Project Exam Help
 - fast and exptensive components are not dragged down needlessly by slower and cheap components
 - make the overall systems fast at acceptable costs

Main Points - Cont.

- Use interrupts
 - to keep CPU waiting time down
 - to make the system por espensive Help
- Use cache technologies to achieve
 - large memory space
 - overall fast AperdweChat powcoder
 - reasonable cost
- Interrupts play key role in pre-emptive multitasking

Readings

- Must read:
 - Stalling Chapter 1
 Assignment Project Exam Help
- Other readings://powcoder.com
 - Stalling Appendixe Chatopolycoder

Basic Elements

- Processor
- Main Memory
 - volatile Assignment Project Exam Help
 referred to as real memory or primary memory
- I/O modules https://powcoder.com
 - secondary memory devices
 Add WeChat powcoder
 communications equipment

 - terminals
- System bus
 - communication among processors, memory, and I/O modules

Processor

- Two internal registers

 - Memory address register (MAR)
 Specifies the address for the next read or write
 - Memory butters register (delibro)m
 - Contains data written into memory or receives data read from memory
 - I/O address register
 - I/O buffer register

Top-Level Components




Figure 1.1 Computer Components: Top-Level View

Processor Registers

- User-visible registers
 - Enable programmer to minimize main-memory reference by the programmer to minimize the programmer to min
- Control and status registers on
 - Used by processor to control the operation of the processor Add WeChat powcoder
 - Used by privileged operating-system routines to control the execution of programs

User-Visible Registers

- May be referenced by machine language
- Available to all programs application programs saint ment Project Fram Help
- Types of registers/powcoder.com
 - Data
 Add WeChat powcoder
 - Address
 - Index
 - Segment pointer
 - Stack pointer

User-Visible Registers

- Address Registers
 - Index
 - Involves adding an index to a base value to get an address https://powcoder.com

 - Segment pointer
 Add WeChat powcoder
 When memory is divided into segments, memory is referenced by a segment and an offset
 - Stack pointer
 - Points to the top of stack

Control and Status Registers

- Program Counter (PC)
 - Contains the address of an instruction to be fetched
- Instructions Riegingent (Project Exam Help
 - Contains the instruction most recently fetched
- Program Status Word (PSW)
 Add WeChat powcoder
 Condition codes

 - Interrupt enable/disable
 - Supervisor/user mode

Control and Status Registers

- Condition Codes or Flags
 - Bits set by the processor hardware as a result of operationsignment Project Exam Help
 - Examples https://powcoder.com
 - Positive result WeChat powcoder
 - Negative result
 - Zero
 - Overflow

Instruction Execution

- Two steps
 - Processor reads instructions from memory
 Assignment Project Exam Help
 - Processor lettes utpoward denstrantion

Add WeChat powcoder

Instruction Cycle




Figure 1.2 Basic Instruction Cycle

Instruction Fetch and Execute

- The processor fetches the instruction from memory
- Program counter (PC) holds address of the instruction https://pewsedensom
- Program counted is Controvented after each fetch

Instruction Register

- Fetched instruction is placed in the instruction register
- Categoriassignment Project Exam Help
 - Processor-memory
 - Transfer data petwepp weeder a comemory
 - Processor-I/Add WeChat powcoder
 Transfer data to or from a peripheral device
 - Data processing
 - Arithmetic or logic operation on data
 - Control
 - Alter sequence of execution

Interrupts

- Interrupt the normal sequencing of the processor
- Most I/O devices are slower than the processor https://powcoder.com
 - Processor Andret Va a Seatop wwit of derdevice

Classes of Interrupts

Program:

generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, and reference outside a user's allowed measignment Project Exam Help

Timer:

ner: https://powcoder.com
generated by a timer within the processor. This allows the operating system to perform cettail where the asis


I/O

generated by an I/O controller, to signal normal completion of an operation or to signal a variety of error conditions


Hardware failure:

generated by a failure, such as power failure or memory parity error


Program Flow of Control Without Interrupts



Program Flow of Control With Interrupts, Short I/O Wait



Program Flow of Control With Interrupts; Long I/O Wait



Interrupt Handler

- Program to service a particular I/O device
- Generally part of the operating system Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

Interrupts

• Suspends the normal sequence of execution




Figure 1.6 Transfer of Control via Interrupts

Interrupt Cycle




Figure 1.7 Instruction Cycle with Interrupts

Interrupt Cycle

- Processor checks for interrupts
- If no interrupts, fetch the next instruction for Assignment Project Exam Help the current program
- If an interrupt is pending, suspend execution of the current program, produced execute the interrupt-handler routine

Timing Diagram Based on Short I/O Wait




Figure 1.8 Program Timing: Short I/O Wait

Timing Diagram Based on Long I/O Wait




Figure 1.9 Program Timing: Long I/O Wait

Simple Interrupt Processing




Figure 1.10 Simple Interrupt Processing

Changes in Memory and Registers for an Interrupt





Figure 1.11 Changes in Memory and Registers for an Interrupt

Multiple Interrupts


Disable interrupts while an interrupt is being processed



(a) Sequential interrupt processing

Multiple Interrupts

Define priorities for interrupts



(b) Nested interrupt processing

Multiple Interrupts




Figure 1.13 Example Time Sequence of Multiple Interrupts

Multiprogramming

- Processor has more than one program to execute
- The sequence the project Exam Help depend on their relative priority and whether they are waiting for I/O Add WeChat powcoder
- After an interrupt handler completes, control may not return to the program that was executing at the time of the interrupt

Memory Hierarchy

- Faster access time, greater cost per bit
- Greater capacity, smaller cost per bit
 Assignment Project Exam Help
 Greater capacity, slower access speed
 https://powcoder.com

Add WeChat powcoder

Memory Hierarchy




Figure 1.14 The Memory Hierarchy

Going Down the Hierarchy

- Decreasing cost per bit
- Increasing capacity Assignment Project Exam Help
- Increasing access time
- https://powcoder.com
 Decreasing frequency of access of the memory by Add WeChat powcoder
 - Locality of reference

Secondary Memory

- Nonvolatile
- Auxiliary memory
 Assignment Project Exam Help
 Used to store program and data files
- https://powcoder.com

Add WeChat powcoder


Disk Cache

- A portion of main memory used as a buffer to temporarily hold data for the disk
- Assignment Project Exam Help
 Disk writes are clustered
- Some data written out may be referenced again. The data wre hetrioved dapidly from the disk cache instead of slowly from disk

Cache Memory

- Invisible to operating system
- Increase the speed of memory
 Assignment Project Exam Help
 Processor speed is faster than memory speed
- https://powcoder.com
 Exploit the principle of locality Add WeChat powcoder

Cache Memory



https://powcoder.com




Figure 1.16 Cache and Main Memory

Cache Memory

- Contains a copy of a portion of main memory
- Processor first checks cache
 Assignment Project Exam Help
 If not found in cache, the block of memory
- If not found in cache, the block of memory containing the needed information is moved to the cache and well we processor

Cache/Main Memory System





Figure 1.17 Cache/Main-Memory Structure

Cache Read Operation



44

Figure 1.18 Cache Read Operation


Programmed I/O

 I/O module performs the action, not the processor

Sets appropriatement in reject/Exam Help status registentes://powcoder.com

 No interrupts occur Add WeChat powcoder
 Processor checks status until

 Processor checks status until operation is complete




Interrupt-Driven I/O

 Processor is interrupted when I/O module ready to exchange data

Processor sayer grantent of pr

No needless waiting Add WeChat powcoder Module
 Consumes a lot of processor time

 Consumes a lot of processor time because every word read or written passes through the processor



Direct Memory Access (DMA)

- I/O exchanges occur directly with memory
- Processor grants I/Q module authority to read from or write to memory

 https://powcoder.com

 Relieves the processor responsibility for the
- Relieves the processor responsibility for the exchange

 Add WeChat powcoder

Direct Memory Access

 Transfers a block of data directly to or from memory

• An interapisone two jette Examile Projectic Ex

• Processor continues with other work Add WeChat powcoder Next instruction

(c) Direct memory access

Issue Read

 $CPU \rightarrow DMA$

Do something

Interrupt

 $DMA \rightarrow CPU$