UCCD1133 Introduction to Computer Organisation and Architecture

Assignment Project Exam Help

https://powcoder.com
Computer Architecture and Organisation Fundamental
Add WeChat powcoder

Disclaimer

• This slide may contain copyrighted material of which has not been specifically authorized by the copyright owner. The use of copyrighted materials are solely for educational purpose. If you wish to use this copyrighted material for other purposes, you must first obtain permission from the original copyright owner.

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder


Outline

- Overview
- Assembly Language
- Machine Language
- Programming
- Addressing Modes
- The Memory Ssignment Project Exam H

https://powcoder.com_logic of

Architecture: programmer's view of compater at pow coefficients.

Defined by instructions & operand locations.



programs

device drivers

instructions registers

datapaths controllers

adders memories


AND gates NOT gates

amplifiers filters

transistors diodes

electrons

Overview



Assignment Project Exam Help

https://powcoder.com


Add WeChat powcoder

Chapter 4-1

MIPS Assembly Language

Assembly Language

- Instructions: commands in a computer's language
 - Assembly language: human-readable format of instructions
 - Machine language: computer-readable format (1's and 0's)
- **Instruction set:** the *vocabulary* of commands understood by a given architecture.
- MIPS architecursignment Project Exam Help
 - Developed by John Hennessy and his colleagues at Stanford and in the 1980's. https://powcoder.com
 - 1980's. https://powcoder.com
 Used in many commercial systems, including Silicon Graphics, Nintendo, and Cisco
- Other instruction set architectures: Intel x86, ARM
 - Once you've learned one architecture, it's easy to learn others.



Assembly Language

- Four design principles of computer architecture
 - Simplicity favors regularity
 - Make the common case fast
 - Smaller is faster
 Assignment Project Exam Help
 - ☐ Good design demands compromise

https://powcoder.com

Add WeChat powcoder

MIPS Assembly Language

■ Examples of core instructions sets:

Category	Instruction
Arithmetic	add (add), subtract (sub), add immediate (addi)
	load word (lw), store word (SW). Help load byte (lb), store byte (SD), load upper immediate (lui)
	s://powcoder.com and (and), or (or), nor (nor), and immediate (andi), or immediate (ori), shift left logical (yc, Chat powcoder shift right logical (srl)
Conditional branch	branch on equal (beq), branch on not equal (bne), set on less than (slt)
Unconditional jump	Jump (j), jump register (j r), jump and link (j al)

Instructions: Arithmetic

Addition

Assignment Project Exam Help

- https://powcoder.com add: mnemonic indicates operation to perform
- b, c: source operands (on which the operation is performed)
- a: destination operand (to which the result is written)

Instructions: Arithmetic

Subtraction

Similar to addition - only mnemonic changes

```
MIPS assembly code C Code
sub a, bAssignment Project Exam Help
```

- sub: mnemonic https://powcoder.com
- b, c: source operands WeChat powcoder a: destination operand

Design Principles 1

Simplicity favors regularity

- MIPS has consistent instruction format
- Same number of operands (two sources and one destination)
- Easier to encode and handle in hardware

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

Instructions: Arithmetic

Multiple Instructions

More complex code is handled by multiple MIPS instructions.

```
C Code Assignment Project Example pde add t, b, c # t = b + c https://powcoder.com d # a = t - d

Add WeChat powcoder
```

Make the common case fast

- MIPS includes only simple, commonly used instructions
- Hardware to decode and execute instructions can be simple, small, and fast
- More complex instructions (that are less common) performed using multiple simple instructions
- MIPS is a reduce instructions (RISC), with a small number of simple instructions
- Other architectords sweethatelises computers (CISC)

CISC vs RISC

	CISC	RISC
1	Variable instruction length	Fixed instruction length
2	Large number of addressing modes	Few addressing modes.
3	Support for small number of general purpose registers.	Support for large number of general purpose registers
4	Requires less number of instructions to represent an application code when compared to RISC. Assignment Project	Requires more number of instructions to represent an application code when compared to CISC although this is behatable
5	Requires complex Compler.	Requires less complex Compiler
6	Since the application code compiled for CISC instruction set results in less hanger of the wife we need less memory to store the application binaries in a CISC machine.	Since the application code compiled for RISC Since the application code compiled for RISC Figuration is results in more number of instructions (when compared to CISC) we need more memory to store the application binaries in a RISC machine
7	Less number of instructions need not necessarily mean that an application running on a CISC processor results in higher performance than the same running on a RISC processor.	More number of instructions need not necessarily mean that an application running on a RISC processor results in lower performance than the same running on a CISC processor
8	In addition to Load/Store there are other instructions which results in accessing memory.	Load/Store (Atomics included) are the only ones which can access memory
9	A typical CISC instruction (Intel x 86 instruction).	A typical RISC instruction (SPARC instruction)
10	Examples of CISC processors are Intel's 486, Pentium (all flavours), AMD's Krypton, Athlon etc.	Examples of RISC processors are SUN's UltraSparc, MIPS's MIPS32, MIPS64, ARM'S ARM11, Motorola's PowerPC etc

Operands

- Operand location: physical location in computer
 - Registers
 - Memory
 - Constants (also called *immediates*)

A	ssignment Projec	et Exam Help
Location	Example	Comments
32 Registers	\$t0\$t7 \$s0\$t7 \$sp, \$ra	Fast locations for data. Cerin Congleta a must be in registers to perform arithmetic
2 ³⁰ memory words	Mem[4], WeChat Mem[4294967292]	 Accessed bally by data transfer instructions (load & store). MIPS uses byte addresses, so sequential word addresses differ by 4.

Operands: Registers

- MIPS has 32 32-bit registers
- Registers are faster than memory
- MIPS is called "32-bit architecture" because it operates on 32-bit data

Name	Register Number	Usage
\$0	0	the constant value 0
\$at ASSI	gnment Project	as X aller temporary
\$v0-\$v1	2-3	Function return values
\$a0-\$a3	https://powcode	Fusion arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	Add WeChat po	saved variables
\$t8-\$t9	24-25	more temporaries
\$k0-\$k1	26-27	OS temporaries
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	Function return address

Operands: Registers

- Registers:
 - \$ before name
 - Example: \$0, "register zero", "dollar zero"
- Registers used for specific purposes:

 \$0 always hards the constant value of the constant of
 - the saved registers, \$50-\$57, used to hold variables the temporary registers, \$50-\$57, used to hold variables
 - intermediate values during a larger computation Discuss others later WeChat powcoder

Smaller is Faster

- MIPS includes only a small number of registers
 - A very large number of registers may increase the clock cycle time because it takes electronic signals longer when they must travel farther.

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

Instructions: Arithmetic

Instructions with Registers

Revisit add instruction

Operands: Memory

- Too much data to fit in only 32 registers
- Store more data in memory
- Memory is large, but slow
- Commonly used variables kept in registers

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

Byte-Addressable Memory

- Each data byte has unique address
- 32-bit word = 4 bytes, so word address increments by 4

Word Address		Da	ıta		
•	 	•	•		•
•	 	•	•		•
000000C	4 0	ASS:	ign	neg	t Project Exam Help
8000000	0 1	ΕE	2.8	4.2	Word 2
0000004	F 2	F 1	AC	8.4	powcoder.com Word 1
0000000	АВ	C D	BA	d W	elenal powcoder
width = 4 bytes					

- The address of a memory word must be multiplied by 4. For example,
 - the address of memory word 2 is $2 \times 4 = 8$
 - the address of memory word 10 is $10 \times 4 = 40 \text{ (0x28)}$

Instructions: Data Transfer

Reading and Write the Memory

- Memory read is called *load*
 - Mnemonic: *load word* (lw)
 - Example: lw \$s0, 4(\$t1)
 - Address calculation:

 Assignment Project Exam Help

 add base address (\$t1) to the offset (4)

 - address https://powcoder.com Result: \$s0 holds the value at address (\$t1 + 4)

 - Any register may be as how eddes
- Memory write are called *store*
 - Mnemonic: store word (sw)
 - Example: sw \$t7, 44(\$0)

Instructions: Data Transfer


Reading Byte-Addressable Memory

• Example:

Load a word of data at memory address 4 into \$s3.

MIPS assembly code

lw \$s3, Assignmenta Project t Exame stelp nto \$s3




• \$s3 holds the value 0xF2F1 AC07 after load.

Instructions: Data Transfer

Writing Byte-Addressable Memory


• Example:

stores the value held in \$t7 into memory address 0x2C (44)




Big-Endian & Little-Endian Memory

- How to number bytes within a word?
- Little-endian: byte numbers start at the little (least significant) end
- Big-endian: byte numbers start at the big (most significant) end
- Word address is the same for big- or little-endian



Big-Endian & Little-Endian Memory

- Jonathan Swift's Gulliver's Travels: the Little-Endians broke their eggs on the little end of the egg and the Big-Endians broke their eggs on the big end
- It doesn't really matter which addressing type used except when the two systems need to share data!



Big-Endian & Little-Endian Example

- Suppose \$t0 initially contains 0x23456789
- After following code runs on big-endian system, what value is \$s0?
- In a little-endian system?

```
sw $t0, 0($0)

lb $\frac{1}{2}Ssignment Project Exam Help
```

https://powcoder.com

Add WeChat powcoder

Big-Endian & Little-Endian Example

- Suppose \$t0 initially contains 0x23456789
- After following code runs on big-endian system, what value is \$s0?
- In a little-endian system?

- https://powcoder.com Answer:
 - Big-endian: A0x000000045 hat powcoder
 - Little-endian: 0x00000067

Design Principles 4

Good design demands good compromises

- MIPS Multiple instruction formats allow flexibility
 - add, sub: use 3 register operands
 - lw, sw: use 2 register operands and a constant
- Number of instruction formats kept small
 - to adhere to design principles pand 3 (simplicity favors regularity and smaller is faster).

https://powcoder.com

Add WeChat powcoder

Operands: Constants/Immediates

- lw and sw use constants or immediates
- immediately available from instruction
- 16-bit two's complement number
- addi: add immediate
- Subtract immediate (subi) necessary?

Assignment Project Exam Help

https://powcoder.com

C Code

Add WeChat powcoder ss1 = b

```
a = a + 4;

b = a - 12;
```

addi \$s0, \$s0, 4 addi \$s1, \$s0, -12

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder

Chapter 4-2

Machine Language

Machine Language

- Binary representation of instructions
- Computers only understand 1's and 0's
- 32-bit instructions
 - Simplicity favors regularity: 32-bit data & Direct Exam I instructions

https://powcoder.com

- 3 instruction formats:
 - R-Type: register operand Add WeChat powcode
 - I-Type: immediate operand
 - J-Type: for jumping (discuss later)

Recall

	Decimal	Binary	Hexadecimal
	0	0000	0
	1	0001	1
	2	0010	2
	3	0011	3
L	Jofn	0100	4
L	refb	0101	5
	6	0110	6
	7	0111	7
	8	1000	8
	9	1001	9
1	10	1010	а
	11	1011	b
	12	1100	С
	13	1101	d
	14	1110	е
	15	1111	f

R-Type

- Register-type
- 3 register operands:
 - rs, rt: source registers
 - rd: destination register
- Other fields:
 - op:
 - the operation code or opcode (0 for R-type instructions)
 ssignment Project Exam Help
 the process tells computer what operation to perform
 - the https://powsciodetructong, otherwise it's 0 shamt:

Add WeChat powcoder **R-Type**

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

R-Type Examples

Assembly Code

add \$s0, \$s1, \$s2 sub \$t0, \$t3, \$t5

Field Values

ор	rs	rt	rd	shamt	funct
0	17	18	16	0	32
0	11	13	8	0	34

5 bits

5 bits

6 bits

Assignment Projectbi Exambit Helpis

Machine Codettps://powcoder.com

ор	rs	rt	rd	shamt	funct	
000000	10001	10010	10000	Aobd	W 0060	natxassassasader
000000	01011	01101	01000	00000	100010	(0x016D4022)
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

Note the order of registers in the assembly code:

I-Type

- *Immediate-type*
- 3 operands:
 - rs, rt: register operands
 - 16-bit two's complement immediate imm:
- Other fields:
 - op: Astrigativent Project Exam Help Simplicity favors regularity: all instructions have opcode

 - Operation is completely determined by opende

Add WeChat powcoder

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

I-Type Examples

Assembly Code

Field Values

addi	\$s0,	\$s1,	5
addi	\$t0,	\$s3,	-12
lw	\$t2,	32 (\$0))
SW	\$s1,	4(\$t	:1)

	ricia values						
ор	rs	rt	imm				
8	17	16	5				
8	19	8	-12				
35 ASS 1	0 2nn	10 ent	Project Exan	n Help			
43	9	17	4	-			
6 bits	http:	5.bi/ts/p	ර්්්coder.con	1			

Note the differing order Atdd $WeChat_{rs}$ Powcoder

registers in assembly and machine codes:

υρ	131	11	1111111	
001000	10001	10000	0000 0000 0000 0101	(0x22300005)
001000	10011	01000	1111 1111 1111 0100	(0x2268FFF4)
100011	00000	01010	0000 0000 0010 0000	(0x8C0A0020)
101011	01001	10001	0000 0000 0000 0100	(0xAD310004)
0.1.4			4014	

6 bits 5 bits 5 bits 16 bits

Machine Language: J-Type

- Jump-type
- 26-bit address operand (addr)
- Used for jump instructions (j)

Assignment Project Exam Help

op	https://powco dedc om
6 bits	Add WeChat powcoder

R-Type

op	rs	rt	rd	shamt	funct		
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits		
Assignment Project Exam Help I-Type							
op	https	s://pow	coder	.com			
6 bits 5 Aits Weithat powd6 dier					,		

J-Type


op	addr
6 bits	26 bits

Power of the Stored Program

 Instructions represented in binary, just like data

The BIG Picture

- Instructions and data stored in memory
- Programs can operate op project Exam Help
 - e.g., compilers, linkers, ...
- Binary compatibles: a powy coder.com
 compiled programs to work on
 different compatibles: We Chat powcoder
 - Standardized ISAs



Power of the Stored Program

- 32-bit instructions & data stored in memory
- Sequence of instructions: only difference between two applications
- To run a new program:
 - No rewining required nt Project Exam Help Simply store new program in memory
- Program Executitors://powcoder.com
 - Processor fetches (reads) instructions from memory in sequence
 - Processor perfords Wesselinte powers oder

The Stored Program

Machine Code Assembly Code \$t2, 32(\$0) lw 0x8C0A0020 \$s0, \$s1, \$s2 0x02328020 add addi \$t0, \$s3, -12 0x2268FFF4 *** Assignment Project Exam Help sub **Stored Program** https://powcoder.com **Address** Add WeChat powcoder 0 1 6 D 4 0 2 2 0040000C 2 2 6 8 F F F 4 00400008 **Program Counter (PC):** keeps 00400004 0 2 3 2 8 0 2 0 track of current instruction PC 8 C 0 A 0 0 2 0 00400000

Main Memory

Interpreting Machine Code

- Start with opcode: tells how to parse rest
- If opcode all 0's
 - R-type instruction
 - Function bits tell operation
- Otherwise
 - opcode telignment Project Exam Help

https://powcoder.com

