

UCCD1133

Introduction to Computer Organisation and Architecture

Assignment Project Exam Help

<https://powcoder.com>

Chapter 6

Processor, Memory System and Instruction Execution

Add WeChat powcoder

Disclaimer

- This slide may contain copyrighted material of which has not been specifically authorized by the copyright owner. The use of copyrighted materials are solely for educational purpose. If you wish to use this copyrighted material for other purposes, you must first obtain permission from the original copyright owner.

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder

Chapter 6-1

Instruction execution cycle and
Stages of processor

Five Major Components of Computer Organization




Loading a Program via Input Device

```
000000 00000 00101 000100000100000000
000000 00100 00010 000100000001000000
100011 00010 01111 000000000000000000
000011 00010 10010 000000000000000100
000011 00010 10010 000000000000000000
101011 00010 01111 000000000000000100
000000 11111 00000 00000000000001000
```

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder



Storing a Program in Memory


Memory stores both instructions and data



Instruction Execution Cycle


Execution Cycle – Instruction Fetch

Processor **fetches** an instruction from memory



Execution Cycle – Instruction Decode

Control **decodes** the instruction to generate control signals that determine what to execute




Instruction Execution Cycle

Execution Cycle – Operand Fetch from Memory and Datapath Executes the Instruction

Datapath **executes** the instruction as directed

by control



Instruction Execution Cycle

Execution Cycle – – Result Store in Memory


At program completion the data to be output resides in memory

Assignment Project Exam Help



Instruction Execution Cycle


Data Output via Output Device



Instruction Execution Cycle


Execution Cycle Begins Again – Next Instruction Fetch

Processor **fetches** the *next* instruction from memory



Instruction Execution Cycle

Machine Interpretation: Instruction Execution Cycle in Computer Organisation




Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Instruction Execution Cycle

Five Major Components of Computer Organization




Control needs to have circuitry to:

- Decode the instruction
- Issue signals that control the way information flows between datapath components
- Control what operations the datapath's functional units perform
- Decide which is the next instruction and obtain it from memory

Instruction Execution Cycle

Five Major Components of Computer Organization



Datapath needs to have circuitry to:

- Execute instructions – functional units (e.g., adder) and storage locations (e.g., register file)
- Interconnect the functional units accordingly
- Load data from and store data to memory

Performance of Computer Systems

- Basic performance measure:
 - **Response time/ Execution time:**
The time between the start and the completion of a task
 - **Throughput:**
The total amount of tasks done in a given time period

- Main factors influencing the performance
 - Processor and memory
 - Input/output controllers and peripherals
 - Compilers
 - Operating system
- Challenge is to satisfy constraints of:
 - Cost
 - Power
 - Performance

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Performance of CPU

- To measure CPU performance

Execution Time / CPU Time

= Instruction count \times CPI \times Clock cycle time

= (instructions/program)(cycles/instruction)(seconds/clock cycle)

Assignment Project Exam Help

- CPI (Cycles/instruction): Average number of clock cycles per instruction for a program
- clock cycle (seconds/cycle): The time for one clock period
 - Note: clock cycle = $1/\text{clock rate}$

<https://powcoder.com>

Add WeChat powcoder

- How to improve CPU time:
 - Instruction count: ISA and compiler technology
 - CPI: organisation, ISA and compiler technology
 - Clock rate: hardware technology and organisation

Performance of CPU

- Example

Consider the following performance measurements for a program:

Measurement	Computer A	Computer B
Instruction count	10 billion	8 billion
Clock rate	4 GHz	4 GHz
CPI	1.0	1.1

Which computer is faster?

- Solution:

$$\begin{aligned}\text{Computer A execution time} &= (10 \times 10^9) \times 1.0 \times (2.5 \times 10^{-10} \text{ sec}) \\ &= 2.5 \text{ sec}\end{aligned}$$

$$\begin{aligned}\text{Computer B execution time} &= (8 \times 10^9) \times 1.1 \times (2.5 \times 10^{-10} \text{ sec}) \\ &= 2.2 \text{ sec}\end{aligned}$$

Computer B is faster.

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Chapter 6-2

Processors:

Single-cycle, Multi-cycle and
Pipeline

Microarchitecture

- **Microarchitecture:** how to implement an architecture in hardware
- Processor:
 - **Datapath:** functional blocks
 - **Control:** control signals


Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder


Datapath Abstract Implementation View

- Assemble the components
 - Based on stages of “instruction execution cycle”
 - Obtain an abstract datapath implementation view.
 - Note : one could have different number of stages for different CPU architecture



Datapath Abstract Implementation View

- Datapath with control signals



- Multiple implementations for a single architecture:
 - **Single-cycle**: Each instruction executes in a single cycle
 - **Multicycle**: Each instruction is broken into series of shorter steps
 - **Pipelined**: Each instruction broken up into series of steps & multiple instructions execute at once

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder

Single-Cycle Datapath: lw

Example: `lw rt, imm(rs)`


STEP 1: Fetch instruction



Single-Cycle Datapath: lw Register

Example: `lw rt, imm(rs)`


STEP 2: Read source operands from RF



Single-Cycle Datapath: lw Immediate

Example: `lw rt, imm(rs)`


STEP 3: Sign-extend the immediate



Single-Cycle Datapath: lw address

Example: `lw rt, imm(rs)`


STEP 4: Compute the memory address



Single-Cycle Datapath: lw Memory

Example: `lw rt, imm(rs)`


STEP 5: Read data from memory and write it back to register file



Single-Cycle Datapath: lw PC

Example: `lw rt, imm(rs)`


STEP 6: Determine address of next instruction




Single-Cycle Datapath: sw

Example: `sw rt, imm(rs)`

Write data in `rt` to memory




Single-Cycle Processor



Drawback of Single-Cycle

- ❑ Uses the clock cycle inefficiency – the clock cycle is set to accommodate the slowest instruction, and must be the same length for all instructions
 - ❑ Problem:
 - all instructions take as much time as the slowest instruction than needed
 - Especially problematic for more complex instructions like floating point multiply
- ❑ Need to duplicate resources that are used more than once per cycle – waste area and power.
 - ❑ Some functional units (eg. adders) must be duplicate since they can not be shared during a clock cycle
- ❑ Real memory is slower than idealized memory
 - ❑ Cannot always get the job done in one (short) cycle
 - ❑ Need to further stretch the clock period – more slower.



Multicycle MIPS Processor

- ❑ Single-cycle datapath => CPI=1, CCT => long
- ❑ Multi-cycle processors
 - Require more complex control – control is the hard part.
 - Avoid idling – different instructions to take a different number of clock cycles.
 - Faster clock rates.
 - Data path allows greater sharing of hardware.


Assignment Project Exam Help

- ❑ MIPS makes control easier
 - Instructions same size
 - Source registers always in same place
 - Immediate same size, location
 - Operations always on registers/immediates
- ❑ Functional units can be used more than once per instruction as long as they are used on different clock cycles, as a result
 - Only one memory – holding both instructions and data
 - Only one ALU (used almost every cycle) – saves two adders

<https://powcoder.com>


Add WeChat powcoder

One Cycle to Multi-Cycle Conversion



Multicycle State Elements


- ❑ Replace Instruction and Data memories with a single unified memory – more realistic



Multicycle Datapath: Instruction Fetch

Example: `lw rt, imm(rs)`


STEP 1: Fetch instruction



Multicycle Datapath: lw Register

Example: `lw rt, imm(rs)`


STEP 2a: Read source operands from RF



Multicycle Datapath: lw Immediate

Example: `lw rt, imm(rs)`


STEP 2b: Sign-extend the immediate



Multicycle Datapath: lw Address

Example: `lw rt, imm(rs)`


STEP 3: Compute the memory address



Multicycle Datapath: lw Memory Read

Example: `lw rt, imm(rs)`


STEP 4: Read data from memory



Multicycle Datapath: lw Write Register

Example: `lw rt, imm(rs)`


STEP 5: Write data back to register file



Multicycle Datapath: Increment PC

Example: `lw rt, imm(rs)`


STEP 6: Increment PC




Multicycle Datapath: sw

Example: `sw rt, imm(rs)`

Write data in `rt` to memory




Multicycle Processor




Single Cycle vs. Multiple Cycle Timing

Single Cycle Implementation:



Multiple Cycle Implementation:




Pipelined Processor

- ❑ Pipelining is an implementation technique in which multiple instructions are overlapped in execution.
- ❑ Today, pipelining is nearly universal.
- ❑ MIPS Instruction Set is designed for pipelining.
 - ❑ All instructions are of the same length – 32 bits
 - ❑ Easier to fetch and decode in one cycle

Add WeChat powcoder


Pipelined Processor

- Recall that an instruction can be executed in stages (with each stage partially-completed). This is seen previously in single-cycle and multi-cycle processors.
 - IF: Instruction Fetch, Increment PC
 - ID: Instruction Decode, Read Registers
 - EX: Execution (ALU)
 - Load/Store: Calculate Address Others: Perform Operation
 - MEM:
 - Load: Read Data from Memory Store: Write Data to Memory
 - WB: Write the result (Data) Back to Register file
- The term “stages” implies datapath resources at each stage



Pipelined Processor

- ❑ Pipelined processor start the **next** instruction before the current one has completed
 - ❑ improves **throughput** - total amount of work done in a given time
 - ❑ instruction **latency** (execution time, delay time, response time - time from the start of an instruction to its completion) is *not* reduced



clock cycle (pipeline stage time) is limited by the slowest stage
for some instructions, some stages are wasted cycles

Pipeline Analogy: Doing Laundry

- Andy, Benny, Charles, and Denny each have one load of clothes to wash, dry, fold, and put away



- Washer takes 30 minutes



- Dryer takes 30 minutes



- “Folder” takes 30 minutes



- “Stasher” takes 30 minutes to put clothes into drawers




Assignment Project Exam Help

<https://powcoder.com>


Add WeChat powcoder

Pipeline Analogy: Doing Laundry



- Sequential laundry takes 8 hours for 4 loads


Pipeline Analogy: Doing Laundry



- *Pipelined laundry takes 3.5 hours for 4 loads!*

Pipeline Analogy: Doing Laundry


Pipelining Lessons:




- Pipelining doesn't help *latency* of single task, just *throughput* of entire workload
- *Multiple* tasks operating simultaneously using different resources
- Potential speedup = number of pipeline stages
- Speedup reduced by time to *fill* and *drain* the pipeline:
8 hours/3.5 hours or 2.3X
v. potential 4X in this example

Single Cycle, Multiple Cycle, vs. Pipeline


Single Cycle Implementation:




Multiple Cycle Implementation:



Pipeline Implementation:





Pipelined Processor




Resource usage

Single-Cycle vs. Pipelined Datapath



Pipelined Processor Control



Pipeline Performance

- Use T_c (“time between completion of instructions”) to measure speedup

$$T_{c,\text{pipelined}} \geq \frac{T_{c,\text{single-cycle}}}{\text{Number of stages}}$$

Assignment Project Exam Help

- Equality only achieved if stages are *balance*
(i.e. take the same amount of time)

<https://powcoder.com>

- If not balanced, speedup is reduced
 - Add WeChat powcoder
 - Speedup due to increased *throughput*
 - *Latency* for each instruction does not decrease

Pipeline Performance

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- What is pipelined clock rate?
 - Compare pipelined datapath with single cycle datapath

Assignment Project Exam Help

<https://powcoder.com>


Add WeChat powcoder

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Pipeline Performance

Single-cycle

$T_c = 800 \text{ ps}$




<https://powcoder.com>

Add WeChat powcoder

Pipelined

$T_c = 200 \text{ ps}$



Pipeline Hazards

- ❑ Problem for pipeline:
 - ❑ instruction depends on result from instruction that hasn't completed
- ❑ Types:
 - ❑ **Structural hazard:** attempt to use the same resource (hardware unit) two different ways at the same time
 - E.g., two instructions try to read the same memory at the same time.
 - ❑ **Data hazard:** register value not yet written back to register file
 - E.g.,

```
add $r1, $r2, $r3  
sub $r4, $r2, $r1
```
 - ❑ **Control hazard:** next instruction not decided yet (caused by branches)
 - E.g.,

```
beq $r1, $r2, loop  
add $r3, $r4, $r5
```
- ❑ Pipeline control must detect hazard
 - ❑ Resolve hazards by **waiting / delay action**

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder

Chapter 6-3

Memory system and hierarchy


Introduction

- Computer performance depends on:
 - Processor performance
 - Memory system performance

Assignment Project Exam Help


<https://powcoder.com>

Add WeChat powcoder



Processor-Memory Gap

In prior chapters, assumed access memory in 1 clock cycle – but hasn't been true since the 1980's



Memory System Challenge

- Make memory system appear as fast as processor
- Use hierarchy of memories
- Ideal memory:
 - Fast
 - Cheap (inexpensive)
 - Large (capacity)


Assignment Project Exam Help

<https://powcoder.com>

But can only choose two!

Add WeChat powcoder

Memory Hierarchy



- **Cache:** SRAM
- **Physical Memory:** DRAM (Main Memory)
- **Virtual Memory:** Hard drive
 - Slow, Large, Cheap



Cache

- ❑ Highest level in memory hierarchy
- ❑ Fast (typically ~ 1 cycle access time)
- ❑ Ideally supplies most data to processor
- ❑ Usually holds most recently accessed data

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder



Memory Type

- Types of memory:
 - Random access memory (RAM)
 - Read only memory (ROM)
- RAM is **volatile** – loses its data when power off.
 - Historically called **random access memory** because any data word accessed as easily as any other (in contrast to sequential access memories such as a tape recorder)
 - The main memory in your computer is **dynamic random access memory** (DRAM).
 - DRAM stores data using capacitor
- ROM is **nonvolatile** – it retains data when power off
 - Flash memory in cameras, thumb drives, and digital cameras are all ROMs.
 - Historically called **read only memory** because ROMs were written at manufacturing time or by burning fuses. Once ROM was configured, it could not be written again. This is no longer the case for Flash memory and other types of ROMs.

Virtual Memory

- Gives the illusion of bigger memory
- Main memory (DRAM) acts as cache for hard disk



Hard disk takes milliseconds to seek the correct location on disk

Principle of Locality

Exploit locality to make memory accesses fast

- **Temporal Locality:**

- Locality in time
- If data used recently, likely to use it again soon
- **How to exploit:** keep recently accessed data in higher levels of memory hierarchy
- E.g., instructions in a loop.

- **Spatial Locality:**

- Locality in space
- If data used recently, likely to use nearby data soon
- **How to exploit:** when access data, bring nearby data into higher levels of memory hierarchy too
- E.g., Sequential instruction access, array data.

Taking advantage of Locality

- Store everything on disk
- Copy recently accessed (and nearby) items from disk to smaller DRAM memory
 - Main memory
- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
 - Cache memory attached to CPU

Assignment Project Exam Help

<https://powcoder.com>

Add WeChat powcoder