Parallel Computing with GPUs: Shared Assignment Project Exam Help

Memory


https://powcoder.com

Dr Paul Richmond http://paulrichmond.shei.ac.uk/teaching/COM4521/





Mark Distribution for MOLE Quiz 1




Average Mark: 71%





Grids, Blocks, Warps & Threads



Grids, Blocks, Warps & Threads

☐ Blocks map to SMs ☐SMs may have more than one block ☐Blocks are split into warps by hardware (always pick block size multiple of 32) Blocks do not migrate between Project Exam Help ☐ No guarantee of order of block execution ■No communication or https://ps://psementer.weem blocks Threads map to CUDA Agre We Chat powcoder ☐ Executed in partitions of 32, called warps □Lots of warps means lots of opportunity to hide memory movement





Review of last week

| ☐ We have seen the importance of different types of memory ☐ And observed the performance improvement from read-only and constant cache usage |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| □So far we have seensbownGURAP cape be used for performing thread local computations; e.g. □Load data from memory the regressions computations at powcoder □Store results back to global memory |
| ☐We will now consider another important type of memory ☐Shared memory |





☐Shared Memory

- ☐ Shared Memory Bank Conflicts
- □ 2D Shared Memory Bank Conflicts

 Assignment Project Exam Help

 Boundary Conditions for Shared Memory Loading

Add WeChat powcoder





Shared Memory

☐ Architecture Details ☐ In Kepler (64KB) of Shared Memory is split between Shared Memory and L1 cache Maxwell Kepler ☐ The ratio to SM and L1 can be configured ASSIGNMENT Project Example ☐ In Maxwell 64KB of Shared Memory is Block (0, 0) Registers **Registers Registers** Registers dedicated https://powcoder.com Its just another Cache, right?

Add WeChat powcoder (0,0) Thread (1, 0) Thread (0, 0) Thread (1, 0) ☐ User configurable ☐ Requires manually loading and Local Cache Local Cache synchronising data Shared Mem/L1 **Shared Mem Constant Cache Constant Cache Read-only Cache** L1 / Read-only





Shared Memory

- **□**Performance
 - ☐ Shared memory is very fast
 - ☐Bandwidth > 1 TB/s
- Block level computationment Project Exam Help

 - □Challenges the thread level view...

 https://powcoder.com
 □Allows data to be shared between threads in the same block
 - User configurable cache at the thread plockdevel
 - ☐Still no broader synchronisation beyond the level of thread blocks






Block Local Computation

- ☐ Partition data into groups that fit into shared memory
- Load subset of data into shared memory
- □ Perform computation on the subset

 Assignment Project Exam Help

 □ Copy subset back to global memory







Move, execute, move

| ☐From Host view | ☐ From Host view |
|--------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| ☐ Move: Data to GPU memo ☐ Execute: Kernel | ☐ Move: Data back to host |
| ☐Move: Data from device | gnment Project From Device view I Move: Data from device memory to local cache https://powcoder.poedute: subset of kernel (reusing |
| | Add WeChat powerData back to device memory |
| | ☐ Move: Data from local cache☐ Execute: instructions☐ Move: Data back to local cache (or device memory) |

Thread level parallelism

Block level parallelism







A Case for Shared Memory

```
global void sum3 kernel(int *c, int *a)
   int i = blockIdx.x*blockDim.x + threadIdx.x;
   int left, right;
   //load value at i-1
   left = 0;
   if (i > 0)
                        Assignment Project Exam Help
    left = a[i - 1];
                              https://powcoder.com
   //load value at i+1
   right = 0;
   if (i < (N - 1))
                              Add WeChat powcoder
     right = a[i + 1];
   c[i] = left + a[i] + right; //sum three values
```

Do we have a candidate for block level parallelism using shared memory?





A Case for Shared Memory

```
global void sum3 kernel(int *c, int *a)
  int i = blockIdx.x*blockDim.x + threadIdx.x;
  int left, right;
  //load value at i-1
  left = 0;
  if (i > 0)
                        Assignment Project Exam Help
    left = a[i - 1];
  //load value at i+1
                             https://powcoder.com
  right = 0;
  if (i < (N - 1))
    right = a[i + 1];
                             Add WeChat powcoder
  c[i] = left + a[i] + right; //sum three values
```

- ☐ Currently: Thread-local computation
- ☐ Bandwidth limited
 - \square Requires three loads per thread (at index i-1, i, and i+1)
- □ Block level solution: load each value only once!





CUDA Shared memory

・ 国 ・ 国 ・ 一 |

光纖纖分裂。 攝光光纖微鏡。[8]

施斯斯斯 十三三三

| □Shared memory between threads in the same block can be defined usingshared |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ☐ Shared variables are only accessible from within device functions ☐ Not addressable in the infloring noment Project Exam Help |
| □ Must be careful to avoid race conditions □ Multiple threads writing to the same shared memory variable □ Results in undefined be AdiduWe Chat powcoder □ Typically write to shared memory using threadIdx □ Thread level synchronisation is available throughsyncthreads() □ Synchronises threads in the block |
| □Synchronises threads in the block shared int s_data[BLOCK_SIZE]; |







```
global void sum3 kernel(int *c, int *a)
 shared int s data[BLOCK SIZE];
int i = blockIdx.x*blockDim.x + threadIdx.x;
int left, right;
 s data[threadIdx.x] = a[i];
 syncthreads();
 //load value at i-1
left = 0;
if (i > 0) {
   left = s data[threadIdx.x - 1];
 //load value at i+1
right = 0;
if (i < (N - 1))
   right = s data[threadIdx.x + 1];
c[i] = left + s data[threadIdx.x] + right; //sum
```

```
☐ Allocate a shared array
                   ☐One integer element per thread
                ☐ Each thread loads a single item to
Assignment Project Exam Help
                □Call syncthreads to ensure
    https://powcodenseed memory data is populated by
    Add WeChat powcoder
                ☐ Load all elements through shared
                 memory
```

What is wrong with this code?





Example

```
global void sum3 kernel(int *c, int *a)
 shared int s data[BLOCK SIZE];
 int i = blockIdx.x*blockDim.x + threadIdx.x;
 int left, right;
 s data[threadIdx.x] = a[i];
 syncthreads();
 //load value at i-1
 left = 0;
 if (i > 0) {
   if (threadIdx.x > 0)
     left = s data[threadIdx.x - 1];
   else
     left = a[i - 1];
 //load value at i+1
 right = 0;
 if (i < (N - 1))
   if (threadIdx.x <(BLOCK SIZE-1))</pre>
     right = s data[threadIdx.x + 1];
   else
     right = a[i + 1];
 c[i] = left + s data[threadIdx.x] + right; //sum
```

- ■Additional step required!
- □ Check boundary conditions for the edge of the block

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder





Problems with Shared memory

- ☐ In the example we saw the introduction of boundary conditions
 - ☐Global loads still present at boundaries
 - ☐ We have introduced divergence in the code (remember the SIMD model)
 - This is even more prevalent in 2 peramples where tile data into shared

memory

```
//boundary condition
left = 0; Powcoder.com

if (i > 0) {
    if (predive hat) powcoder
        left = s_data[threadIdx.x - 1];
    else
        left = a[i - 1];
}
```





- ☐Shared Memory
- ☐ Shared Memory Bank Conflicts
- □ 2D Shared Memory Bank Conflicts

 Assignment Project Exam Help

 Boundary Conditions for Shared Memory Loading

Add WeChat powcoder





Shared Memory Bank Conflicts


☐ Shared memory is arranged into 4byte (32bit banks) \square A load or store of N addresses spanning N distinct banks can be serviced simultaneously \square Overall bandwidth of $\times N$ a single module □ Kepler+ can also serve broadcast accesses simultaneouslyn Help A bank conflict occurs when two threads request addresses from the https://powcoder.com same bank Results in serialisation of the weeks at powcoder ☐ Bank conflicts only occur between threads in a warp ☐ There are 32 banks and 32 threads per warp ☐ If two threads in a warp access the same bank this is said to be a 2-way bank conflict

Think about you block sized array of floats

bank = (index * stride) % 32







| Stride (4 byte) | 1 | |
|-----------------|------------|-------------------------------------|
| ТРВ | 128 | |
| | | bank = (index*stride) % 32 |
| threadIdx.x | index bank | |
| 0 | 0 | 1 |
| 1 | 1 | 2 |
| 2 | 2 As | ssignment Project Exam Help |
| 3 | 3 | $\frac{3}{2}$ |
| 4 | 4 | 10 to 00 //20 0777 0 0 d 04 0 0 000 |
| 5 | 5 | https://powcoder.com |
| 6 | 6 | / 8 |
| 8 | 8 | Add WeChat powcoder |
| 9 | 9 | 10 |
| 10 | 10 | 11 |
| | | |
| 31 | 31 | 12 |
| | Banks | |
| | Used | 32 |
| | Max | |
| 製造 製造 | Conflicts | 1 |
| | | The ONVIDIA |
| | | The University GPU Of Sheffield. |






More on SM banks

- ☐ Irregular access is fine as long as no bank conflicts
- In the same bank confliction access the same bank confliction of the same
- Broadcast can be to anadd WeChat powcoder number of threads in a warp

```
__shared__ float s_data[??];
//read from shared memory using broadcast
some_thread_value = s_data[0];
```



Strided access example

https://powcoder.com

Add WeChat powcoder

```
☐ What is the stride?☐ What is the level of conflict?☐ How can this be improved?
```



| Thread | Bank |
|--------|------|
| 0 | 0 |
| 1 | 1 |
| 2 | 2 |
| 3 | 3 |
| 4 | 4 |
| 5 | 5 |
| 6 | 6 |
| 7 | 7 |
| | ••• |

31 3






Strided access example

https://powcoder.com

Add WeChat powcoder

- ☐ What is the stride? Less than 1 (0.25)
- ☐ What is the level of conflict? 4 way
- ☐ How can this be improved? Increase the stride



•••






Increase the stride (OK solution)

https://powcoder.com

Add WeChat powcoder

- □What is the stride? 1
- ■What is the level of conflict? 1 way (no conflict)
- ☐ How can this be improved? Use less memory!



•••






Increase the stride (good solution)

where

```
#define CHAR_MULTIPLIER 4 https://powcoder.com
#define CONFLICT_FREE(x) (x*CHAR_MULTIPLIER % (BLOCK_SIZE+1))
Add WeChat powcoder
```


- ☐What is the stride? 1
- ☐ What is the level of conflict? 1 way (no conflict)
- ☐ How much shared memory is required? BLOCK SIZE+1







Increase the stride (good solution)



□ Shared Memory Bank Conflicts
□ 2D Shared Memory Bank Conflicts
Assignment Project Exam Help
□ Boundary Conditions for Shared Memory Loading
□ Host-side Configurations for Shared Memory Loading

Add WeChat powcoder





```
global void image kernel(float *image)
 __shared__ float s_data[BLOCK_DIM][BLOCK_DIM];
for (int i = 0; i < BLOCK DIM; i++) {</pre>
                      Assignment Project Exam Help
  some thread value += f(s_data[threadIdx.x][i]);
```

☐ Example where each thread (of 2D block) operates on a row

Shared Memory Bank

| 0 | 1 | 2 | \d | Cŧ | V \$V | e(| h | at | p (|)WC | COC | lei |
|---|---|---|----|----|--------------|----|---|----|------------|-----|-----|-----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | | | |
| | | | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 0 | | | |





```
global void image kernel(float *image)
 shared float s data[BLOCK DIM][BLOCK DIM];
for (int i = 0; i < BLOCK DIM; i++) {
  some thread value += f(s_data[threadIdx.x][i]);
```

☐ Example where each thread (of 2D block) operates on a row

Assignment Project Exam Help

BLOCK DIM=32

threadIdx.x * stride % 32 https://powcoder.com

Shared Memory Bank

| 0 | 1 | 2 | 1U | Œ | V ŝ V | O | رار | al | B (|) |
|---|---|---|----|---|---------------------|---|-----|----|------------|---|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | |
| | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 0 | |

WeChat powcode 32 way bank conflicts!

- ☐Very bad
- \square Stride = 32







```
global void image kernel(float *image)
shared float s data[BLOCK DIM][BLOCK DIM];
for (int i = 0; i < BLOCK DIM; i++) {
  some thread value += f(s_data[threadIdx.x][i]);
```

☐ Example where each thread (of 2D block) operates on a row

Assignment Project Exam Help

BLOCK DIM=32

threadIdx.x * stride % 32 https://powcoder.com

Shared Memory Bank

| 0 | 1 | 2 | Ad | d | W | e(| Ch | at | p | wcode How to fix |
|---|---|---|----|---|---|----|----|----|----|------------------|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | □Memory |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | ☐Transpose |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | □Or oper |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | (loading |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 31 | |
| | | | | | | | | | | |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | 0 | |

- **□**Memory padding
- ☐ Transpose the matrix
 - ☐Or operate on columns (loading by row) if possible





```
global void image kernel(float *image)
 __shared__ float s_data[BLOCK_DIM][BLOCK_DIM+1];
 for (int i = 0; i < BLOCK DIM; i++) {</pre>
   some thread value += f(d data[threadIdx.x][i]);
```

☐ Memory Padding Solution

Assignment Project Exam Help

BLOCK DIM+1=33

threadIdx.x * stride %32 https://powcoder.com

Shared Memory Bank

| 0 | 1 | 2 | \d | d | W | e (| Ch | at | p (| DW | 'C(| od | eı |
|----|---|---|----|----|----|------------|----|----|------------|-----------|-----|----|----|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | | 1 | | | | |
| 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | | 2 | | | | |
| 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | | 3 | | | | |
| 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | | 4 | | | | |
| 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | | 5 | | | | |
| 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | | 6 | | | | |
| 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | | 7 | | | | |
| | | | | | | | | | | | | | |
| 31 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | | 31 | | | | |





```
global void image kernel(float *image)
shared float s data[BLOCK DIM] [BLOCK DIM+1];
for (int i = 0; i < BLOCK DIM; i++) {</pre>
  some thread value += f(d data[threadIdx.x][i]);
```

☐ Memory Padding Solution

Assignment Project Exam Help

bank = threadIdx.x * stride % 32 https://powcoder.com

BLOCK DIM+1=33

Shared Memory Bank

eChat powcode Every thread in warp reads from different bank

> ☐ Alternative: Transpose solution left to you!






□ Shared Memory
□ Shared Memory Bank Conflicts
□ 2D Shared Memory Bank Conflicts
Assignment Project Exam Help
□ Boundary Conditions for Shared Memory Loading
□ Host-side Configurations for Shared Memory
Add WeChat powcoder





Boundary Conditions & Shared Memory Tiling

- □Consider a 2D problem where data is gathered from neighbouring cells
 - ☐ Each cell reads 8 values (gather pattern)
 - □ Sounds like a good candidate for the remary Help
 - ☐We can tile data into memory




https://powcoder.com

Add WeChat powcoder

Thread Block size is 8x8


- Data tiled into shared memory
- Data not tiled into shared memory







Problem with our tiling approach







Boundary Condition Improvements

| ☐ Launch more threads | Utilisation = | $\frac{DIM^2}{(DIM + 2)^2}$ |
|------------------------------------------------|---------------|-----------------------------|
| ☐ Launch thread block of DIM+2 × DIM+2 | | (DIM + 2) |
| ☐Allocate one element of space per thread in S | SM | |
| Every thread load Agge graffent Project Exa | m Help | |
| Only threads in inner DIM x DIM compute val | ues | |
| □Causes under utilisationhttps://powcoder.co | m | |
| Use more shared memory per thread | oder | |

| DIM | Utilisation |
|-----|-------------|
| 8 | 64% |
| 12 | 73% |
| 16 | 79% |
| 20 | 83% |
| 24 | 85% |
| 28 | 87% |
| 32 | 89% |
| 36 | 90% |
| 40 | 91% |
| 44 | 91% |
| 48 | 92% |
| | |

- □ Launch same DIM × DIM threads
 - \square Allocate DIM+2 \times DIM+2 elements of space in SM
 - ☐ Threads on boundary load multiple elements
 - ☐ Causes unbalanced loads
 - ☐ All threads perform compute values





□ Shared Memory
□ Shared Memory Bank Conflicts
□ 2D Shared Memory Bank Conflicts
Assignment Project Exam Help
□ Boundary Conditions for Shared Memory Loading
□ Host-side Configurations for Shared Memory
Add WeChat powcoder





Dynamically Assigned Shared Memory

- ☐ It is possibly to dynamically assign shared memory at runtime.
- Requires both a host and device modification to code
 - ☐ Device: Must declare shared memory as extern
 - □ Host: Must declar Ashingenth Bryostzeti Exeme Halpch parameters

Is equivalent to

```
image_kernel<<<blooksPerGrid, threadsPerBlock>>>(d_image);

__global__ void image_kernel(float *image)
{
    __shared__ float *s_data[DIM][DIM];
}
```





Summary

☐ Shared Memory introduces the idea of block level computation rather than just thread level computation ☐ Shared Memory is a limited resource but can be very useful for reducing global means or inhamous means of the control of the cont ☐Where data is reused https://powcoder.com

Shared Memory requires user synchronisation unlike other general purpose caches (i.e. L1 Ateat We Chat powcoder ☐ For optimal performance memory banks must be considered and boundary conditions must be handled ☐ There are hardware specific options for configuring how Shared Memory is used





Acknowledgements and Further Reading

- http://cuda-programming.blogspot.co.uk/2013/02/bank-conflicts-in-shared-memory-in-cuda.html
- http://acceleware.com/blog/maximizing-shared-memory-bandwidth-nvidia-lessignment Project Exam Help

https://powcoder.com

Add WeChat powcoder



Shared Memory Preferences

☐ In Compute 2.0+ (Fermi) and Compute 3.0+ devices (Kepler) it is possible to configure the ratio of SM and L1 with host function ☐ cudaDeviceSetCacheConfig(enum cudaFuncCache) □does this for all kernels Assignment Project Exam Help □cudaFuncSetCacheConfig (enum cudaFuncCache) ☐ for a single kernel https://powcoder.com □ Possible values are; ucudaFuncCachePrendu We. Chall tpowcood figuration □cudaFuncCachePreferShared: 48KB SM and 16 KB L1 □cudaFuncCachePreferL1: 16KB SM and 64 KB L1 □cudaFuncCachePreferEqual: 32KB SM and 32KB L1 (only available on Kepler) ■ Not required in Maxwell



