Parallel Computing with GPUs: Warp Level Assignment Project Exam Help CUDA and Atomics https://powcoder.com

Dr Paul Richmond http://paulrichmond.shef.ac.uk/teaching/COM4521/





Last Teaching Week

東京 十十分 二日 二日

■We learnt about shared memory
☐ Very powerful for block level computations
☐ Excellent for improving performance by reducing memory bandwidth ☐ User controlled caching and needs careful consideration for bank conflicts and boundary condignment Project Exam Help
☐ Memory coalescing: Vital for good memory bandwidth performance ☐ Need to be aware of cache usage and line size
Occupancy can be changed by shou if ying block sizes, registers and shared memory usage
☐This week:
☐ How exactly are warps scheduled?
☐Can we program at the warp level?
☐What mechanisms are there for communication between threads?





Overview

- ☐ Warp Scheduling & Divergence
- **□**Atomics
- ☐ Warp Operations


Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder



Thread Block Scheduling




- No guarantee of block ordering on SMPs
- ☐ Hardware will schedule blocks to a SMP as soon as necessary resources are available





Thread Block Scheduling



- ☐ Each thread block is mapped to one or more warps
- \square 2D blocks are split into warps first by x index then y then






Warp Scheduling

- ☐Zero overhead to swap warps (warp scheduling)
 - □Warps contain only threads from a single thread block
 - Assignment Project Exam Help

 Warps can be swapped with warps from

 different blocks assigned to the streaming multi processor
 - □ At any one time only or edulary that powcoder operations being executed
 - ☐ Memory movement happens in background








and SIMD Warps

- ☐ Execution of GPU instructions is always in groups of threads called warps
- ☐ Within a warp execution on the hardware follows the SIMD execution model Assignment Project Exam Help
- □The view outside of a warp is SIMT

 https://powcoder.com

 What happens if code within a warp has different control flow?
 - □Branch Divergence Add WeChat powcoder







Divergent Threads

- □All threads must follow SIMD model
 - ☐ Multiple code branch paths must be evaluated
 - □Not all threads will be active during code execution
 - Coherence = all threads following the same path Help
- ☐ How to avoid divergence https://powcoder.com
 - 1. Avoid conditional code dd WeChat powcoder
 - 2. Especially avoid conditional code based on threadIdx
- ☐ Fully coherent code can still have branches
 - ☐BUT all threads in the warp follow the same path





Coherent Code



Add WeChat powcoder

- ■Which is coherent?
- ☐ Which is divergent?





Levels of divergence

- □ Divergent code can be classified by how many "ways" it diverges.
 - ☐ E.g. the following examples are 4-way divergent (and functionally equivalent)
- ☐ If a warp has 32-way divergence this will have a **massive** impact on performance! Assignment Project Exam Help

https://powcoder.com

```
Add WeChat powcoder


int a = a[threadIdx.x + blockIdx.x*blockDim.x]

switch (a) {
    case(0):
        //code for case 0 with break
    case(1):
        //code for case 1 with break
    case(2)
        //code for case 2 with break
    case(3)
        //code for case 3 with break
}
```





Thread Block 0



☐ How many ways of divergence?





Branching vs. Predication

松/選出書書出

☐Predication is an opti	onal guard that can be applied to machine
instructions	
☐A predicate is set in p	redicate registers (virtual registers)
☐Predicates are unique	signment project Exam Help
	edicate value the instruction can be conditionally https://powcoder.com
□NOP otherwise	Add WeChat powcoder
☐ How does this differ	to branching?
☐No labels or change i	n program counter
☐Smaller more compa	ct code
☐Less operations = bet	ter performance





Branching code

CUDA C

```
int a = 0;
if (i < n)
  a = 1;
else
  a = 2;
```

☐ Consider the following branching code...

Assignment Project Tand HelbTX ISA

☐A low-level parallel thread https://powcoder.comexecution virtual machine and instruction set architecture

PTX ISA

```
Add We Chat powco (SA) for CUDA
       mov.s32 a, 0;
       setp.lt.s32 p, i, n;
q!p
       bra A FALSE;
                              //if true
A TRUE:
                              //a=1
       mov.s32 a, 1;
       bra A END;
                              //if false
A FALSE:
                              //a=2
       mov.s32 a, 2;
A END:
```

- ☐ Independent of NVIDIA GPU architecture
- ☐ Used to generate native target architecture machine instructions





Branching code using predicate

CUDA C

```
int a = 0;
if (i < n)
  a = 1;
else
  a = 2;
```

☐ Consider the following branching code...

☐ In this case the predicate can

Assignment Project Exerus Edito reduce the number

of instructions

PTX ISA (compiler optimised)

```
mov.s32 a, 0;
       setp.lt.s32 p, i, n; //p=(i< n)
      mov.s32 a, 1;
gp
q!p
      mov.s32 a, 2;
                              //a=2
```

https://powcoder.com
The compiler is good at Add WeChat powbadalecing branching and predication

CUDA C (improved)

```
int a = 0;
a = (i < n)? 1: 2;
```

PTX ISA (improved)

```
mov.s32 a, 0; //a=0
setp.lt.s32 p, i, n; //p=(i < n)
selp a, 1, 2, p
                    //a=(p)?1:2
```

☐ Can hint to the compiler by using ternary operators





☐ Warp Scheduling & Divergence

□ Atomics

☐ Warp Operations

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder







What is wrong with the following

Assignment Project Exam Help

```
__global__ void max_kernel(int *a)
{
    __shared__ int max;
    powcoder.com

int my_local = AtdreweChat powcodeplockDim.x];

if (my_local > max)
    max = my_local;
}
```





Atomics

□ Atomics are used to ensure correctness when concurrently reading and writing to a memory location (global or shared)

Assignment Project Exam Help

```
__global__ void max_kernel(int *a)
{
    __shared__ int max;
    __shared__ int max;

int my_local = aAtdcleaweChathpowcodeplockDim.x];

if (my_local > max)
    max = atomicMax(&max, my_local);
}
```

- No race condition
- ☐ Function *supported* in (some) hardware
 - ☐ Support varies depending on which memory is used (global, shared etc.)





Atomic Functions and Locks

- ☐ An atomic function
 - ☐ Must guarantee that an operation can complete without interference from any other thread
 - Does not provide any guarantee of ordering or provide any synchronisation Assignment Project Exam Help
- ☐ How can we implement critical sections?

```
__device__ int lock = 0;

__global__ void kernel() {
    bool need_lock = true;
    // get lock
    while (need_lock) {
        if (atomicCAS(&lock, 0, 1) == 0) {
            //critical code section
            atomicExch(&lock, 0);
            need_lock = false;
        }
    }
}
```

```
https://powcoder.com
```

```
int atomicCAS(int* address, int compare, int val)
```

Add WeChat powcoder

Performs the following in a single atomic transaction (atomic instruction)


```
*address=(*address==compare)? val : *address;
```

Returning the old value at the address





Serialisation



☐ What happens to performance when using atomics?

Assignment Project Exam Help
In the case of the critical section example

https://proposeriational for each thread accessing the shared value

Add WeChat powcoder For the atomic CAS instruction access to the shared lock variable is serialised

> ☐ This is true of any atomic function or instruction in CUDA





CUDA Atomic Functions / Instructions

☐ In addition to atomicCAS the following atomic
functions/instructions are available
□ Addition/subtraction
□E.g. int atomicAdd(int* address, int val) - add val to integer a address Assignment Project Exam Help
□ Exchange 1
□ Exchange a value with artepoxalleowcoder.com
□Increment/Decrement
☐ Minimum and Maximumdd WeChat powcoder
□ Variants of atomic functions
☐Floating point versions require Compute 2.0
☐ 64 bit integer and double versions available in Pascal (Compute 6.0)
See docs: https://docs.nvidia.com/cuda/cuda-c-programming-
guide/index.html#atomic-functions






Shared vs Global Atomics

☐Global Atomics ☐ Fermi: Atomics are not cached and are hence very slow ☐ Kepler and Maxwell: both use L2 caching of global atomics Shared Memory Atomigsment Project Exam Help ☐ Fermi and Kepler: No hardware support for SM atomics □ Emulated using locks in software Powcoder.com □ Poor when there is high contention Chat powcoder □ Sometimes worse than global atomics ☐ Maxwell+: Hardware supported SM atomics ☐ Much improved performance



Local vs Global Atomics



- ☐ Image histogram example
 - ☐ Accumulation of colour values for images
 - ☐ Entropy: measure of the level of disorder (lower entropy == higher contention)
 - https://devblogs.nvidia.com/parallelforall/gpu-pro-tip-fast-histograms-using-shared-atomics-maxwell/

☐ Warp Scheduling & Divergence

□Atomics

■ Warp Operations

Assignment Project Exam Help

https://powcoder.com

Add WeChat powcoder





Warp Shuffle
☐For moving/comparing data between threads in a block it is possible to use Shared Memory (SM)
□ For moving/comparing data between threads in a warp (known as lanes in this context) it is possible to use a warp shuffle (SHFL) □ Direct exchange of information between two threads
□Can replace atomics https://powcoder.com □Should never depend on conditional execution!
□ Does not require SM Add WeChat powcoder □ Always faster than SM equivalent
□ Implicit synchronisation (no need forsyncthreads) □ EXCEPT on Volta hardware
☐Works by allowing threads to read another threads registers
☐ Available on Kepler and Maxwell





Shuffle Variants





Shuffled between any two index threads

shfl_up()


shfl down()

shfl xor()

Assignment Project Exam Help

Shuffles to nth right neighberd de la company de la indices (in this case n=2

Shuffles to nth left indices (in this case n=2



Butterfly (XOR) exchange shuffle pattern






Shuffle function arguments

```
☐ int shfl(int var, int srcLane, int width=warpSize);
    ☐ Direct copy of var in srcLane
\square int shfl up(int var, unsigned int delta, int width=warpSize);
☐ int shfl down(int var, unsigned int delta, int width=warpSize);
delta is the n step used for shuffling Assignment Project Exam Help int shfl_xor(int var, int laneMask, int width=warpSize);
    Source lane determined by bitwise XOR with laneMask https://powcoder.com
□ Optional width argument Add WeChat powcoder □ Must be a power of 2 and less than or equal to warp size
    ☐ If smaller than warp size each subsection acts independently (own wrapping)
□ All functions available as float and half versions
    http://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#warp-shuffle-functions
```






Shuffle Warp Sum Example (down)







Shuffle Warp Sum Example (xor)







Warp Voting

☐ Warp shuffles allow data to be exchanged between threads in a warp ☐ Warp voting allows threads to test a condition across all threads in a warp □int all (condAssignment Project Exam Help ☐ True if the condition is met by all threads in the warp Int any (condition by: //powcoder.com □ True is any thread in warp meets condition Add WeChat powcoder □ unsigned int ballot (condition) ☐ Sets the nth bit of the return value based on the nth threads condition value □All warp voting functions are single instruction and act as barrier □Only active threads participate, does not block like syncthreads ()





Warp Voting Example

- ☐ For each first thread in the warp calculate if all threads in the warp have true valued input
- ☐ Save the warp vote to a compact array
 - ☐A reduction of factor 32





shfl sync

- ■Volta hardware allows interleaved execution of statements from divergent branches
 - ☐ Each thread has its own program counter to allow this

Pre-Volta hardwigenment Project Asame Sullpwarp operations require a synchronised version powcoder. Company 8:

```
if (threadIdx.x < 4) {</pre>
} else {
```

else {

```
Volta hardware
if (threadIdx.x < 4) {</pre>
 _syncwarp()
```

- int shfl(int var, int srcLane, int
 width=warpSize); weChat powd6deA 9:
 - ☐ int shfl(unsigned int mask, int var, int srcLane, int width=warpSize);
 - □A mask of 0xffffffff will sync whole warp and act like CUDA 8 shuffle
 - ☐ Allow syncing of units smaller than a warp





Global Communication

□Shared memory is per thread block
□Shuffles and voting for warp level
□Atomics can be used for some global (grid wide) operations
Assignment Project Exam Help
□What about general global communication?
□Not possible within a kattpes (expertion doft a omot covered)!
□Remember a grid may not be entirely in flight on the device
□Can be enforced by finishing the kerner

```
step1 <<<grid, blk >>>(input, step1_output);
// step1_output can safely be used as input for step2
step2 <<<grid, blk >>>(step1_output, step2_output);
```





Summary

☐ Warps are the level in which threads are grouped for execution ☐ Divergent code paths within a warp are very bad for performance □ Warps can communicate directly via warp shuffles and voting Assignment Project Exam Help

□ The performance of warp communication is very fast (single) instruction) https://powcoder.com Atomic can be used to allow threads co-operative access to a shared variable ☐ Atomic performance varies greatly with different architectures





Acknowledgements and Further Reading

```
□ Predication: <a href="http://docs.nvidia.com/cuda/parallel-thread-execution/index.html#predicated-execution">http://docs.nvidia.com/cuda/parallel-thread-execution/index.html#predicated-execution</a>
```

Shuffling: http://on-demand.gputechcomsignment/ProjecplexamtHelps/S3174-Kepler-Shuffle-Tips-Tricks.pdf

https://powcoder.com

Volta: https://devblogs.nvidia.com/cuda-9-features-revealed/

Add WeChat powcoder



