课程名称: 计算机体系结构 实验类型: 综合

实验项目名称: Topic 4. Pipelined CPU with Cache

学生姓名:郭永军 专业: 计算机科学与技术 学号: 3200102126

同组学生姓名:无指导老师: 翁恺

实验地点: 曹西301 实验日期: 2022 年 12 月 1 日

一、 实验目的和要求

Understand the principle of Cache Management Unit (CMU) and State Machine of CMU Master the design methods of CMU and Integrate it to the CPU.

Master verification methods of CMU and compare the performance of CPU when it has cache or not.

二、实验内容和原理

Experiment Tasks

- 1. Design of Cache Management Unit and integrate it to CPU.
- 2. Observe and Analyze the Waveform of Simulation.
- 3. Compare the performance of CPU when it has cache or not.

CMU (Cache Management Unit) Design

三、实验过程和数据记录

主要实验任务是完成 cache.v 中的填空, 具体功能与设计说明放在注释部分。

cache.v

```
1 | module cmu (
 2
          // CPU side
 3
            input clk,
            input rst,
 4
 5
            input [31:0] addr_rw,
 6
            input en_r,
 7
            input en_w,
 8
            input [2:0] u_b_h_w,
 9
            input [31:0] data_w,
10
            output [31:0] data_r,
11
            output stall,
12
13
            // mem side
14
            output reg mem_cs_o = 0,
15
            output reg mem_we_o = 0,
16
            output reg [31:0] mem_addr_o = 0,
17
            input [31:0] mem_data_i,
             output [31:0] mem_data_o,
18
19
            input mem_ack_i,
20
21
            // debug info
22
            output [2:0] cmu_state,
```

```
23
             output cmu_hit
24
        );
25
         /* debug signal */
26
27
         assign cmu_hit = cache_hit;
28
         `include "addr_define.vh"
29
30
31
         reg [ADDR_BITS-1:0] cache_addr = 0;
32
         reg cache_load = 0;
33
         reg cache_store = 0;
34
         reg cache_edit = 0;
35
         reg [2:0] cache_u_b_h_w = 0;
36
         reg [WORD_BITS-1:0] cache_din = 0;
37
         wire cache_hit;
        wire [WORD_BITS-1:0] cache_dout;
38
39
        wire cache_valid;
40
        wire cache_dirty;
41
        wire [TAG_BITS-1:0] cache_tag;
42
43
         cache CACHE (
44
             .clk(\sim clk),
45
             .rst(rst),
46
             .addr(cache_addr),
47
             .load(cache_load),
48
             .store(cache_store),
49
             .edit(cache_edit),
             .invalid(1'b0),
50
51
             .u_b_h_w(cache_u_b_h_w),
52
             .din(cache_din),
53
             .hit(cache_hit),
54
             .dout(cache_dout),
55
             .valid(cache_valid),
56
             .dirty(cache_dirty),
57
             .tag(cache_tag)
58
        );
59
60
         localparam
61
             S_{IDLE} = 0,
62
             S_PRE_BACK = 1,
63
             S_BACK = 2
64
             S_FILL = 3,
65
             S_WAIT = 4;
66
67
         reg [2:0]state = 0;
68
         reg [2:0]next_state = 0;
69
         reg [ELEMENT_WORDS_WIDTH-1:0]word_count = 0;
70
         reg [ELEMENT_WORDS_WIDTH-1:0]next_word_count = 0;
71
         assign cmu_state = state;
72
73
         always @ (posedge clk) begin
74
             if (rst) begin
75
                 state <= S_IDLE;</pre>
76
                 word_count <= 2'b00;</pre>
77
             end
78
             else begin
79
                 state <= next_state;</pre>
80
                 word_count <= next_word_count;</pre>
```

```
81
              end
 82
         end
 83
 84
         // state ctrl
 85
         always @ (*) begin
             if (rst) begin
 86
 87
                  next_state = S_IDLE;
 88
                  next_word_count = 2'b00;
 89
              end
 90
              else begin
 91
                  case (state)
 92
                      S_IDLE: begin
 93
                          if (en_r || en_w) begin
 94
                              if (cache_hit)
 95
                                  next_state = S_IDLE;
 96
                              else if (cache_valid && cache_dirty)
 97
                                  next_state = S_PRE_BACK;
 98
                              else
 99
                                  next_state = S_FILL;
100
101
                          next_word_count = 2'b00;
102
                      end
103
104
                      S_PRE_BACK: begin
105
                          next_state = S_BACK;
106
                          next_word_count = 2'b00;
107
                      end
108
109
                      S_BACK: begin
110
                          if (mem_ack_i && word_count ==
     {ELEMENT_WORDS_WIDTH{1'b1}}) // 2'b11 in default case
111
                              next_state = S_FILL;
112
                          else
113
                              next_state = S_BACK;
114
115
                          if (mem_ack_i)
116
                              next_word_count = word_count + 1;
117
                          else
118
                              next_word_count = word_count;
119
                      end
120
121
                      S_FILL: begin
122
                          if (mem_ack_i && word_count ==
     {ELEMENT_WORDS_WIDTH{1'b1}})
123
                              next_state = S_WAIT;
124
                          else
125
                              next_state = S_FILL;
126
                          if (mem_ack_i)
127
128
                              next_word_count = word_count + 1;
129
                          else
130
                              next_word_count = word_count;
131
                      end
132
133
                      S_WAIT: begin
134
                          next_state = S_IDLE;
135
                          next_word_count = 2'b00;
136
                      end
```

```
137
                  endcase
138
              end
139
         end
140
141
         // cache ctrl
142
         always @ (*) begin
143
             case(state)
144
                  S_IDLE, S_WAIT: begin
145
                      cache_addr = addr_rw;
146
                      cache_load = en_r;
147
                      cache_edit = en_w;
148
                      cache_store = 1'b0;
149
                      cache_u_b_h_w = u_b_h_w;
150
                      cache_din = data_w;
151
                  end
152
                  S_BACK, S_PRE_BACK: begin
153
                      cache_addr = {addr_rw[ADDR_BITS-1:BLOCK_WIDTH],
     next_word_count, {ELEMENT_WORDS_WIDTH{1'b0}}};
154
                      cache_load = 1'b0;
155
                      cache_edit = 1'b0;
                      cache_store = 1'b0;
156
157
                      cache_u_b_h_w = 3'b010;
158
                      cache\_din = 32'b0;
159
                  end
160
                  S_FILL: begin
161
                      cache_addr = {addr_rw[ADDR_BITS-1:BLOCK_WIDTH], word_count,
     {ELEMENT_WORDS_WIDTH{1'b0}}};
162
                      cache_load = 1'b0;
163
                      cache_edit = 1'b0;
164
                      cache_store = mem_ack_i;
165
                      cache_u_b_h_w = 3'b010;
166
                      cache_din = mem_data_i;
167
                  end
168
              endcase
169
         end
170
         assign data_r = cache_dout;
171
172
         // mem ctrl
         always @ (*) begin
173
174
              case (next_state)
175
                  S_IDLE, S_PRE_BACK, S_WAIT: begin
176
                      mem_cs_o = 1'b0;
177
                      mem\_we\_o = 1'b0;
178
                      mem\_addr\_o = 32'b0;
179
                  end
180
181
                  S_BACK: begin
182
                      mem\_cs\_o = 1'b1;
183
                      mem\_we\_o = 1'b1;
184
                      mem_addr_o = {cache_tag, addr_rw[ADDR_BITS-TAG_BITS-
     1:BLOCK_WIDTH], next_word_count, {ELEMENT_WORDS_WIDTH{1'b0}}};
185
186
187
                  S_FILL: begin
188
                      mem_cs_o = 1'b1;
189
                      mem\_we\_o = 1'b0;
190
                      mem_addr_o = {addr_rw[ADDR_BITS-1:BLOCK_WIDTH],
     next_word_count, {ELEMENT_WORDS_WIDTH{1'b0}}};
```

四、实验结果分析

本实验通过仿真波形和上板单步运行观察指令执行是否正确来验证正确性:

仿真波形

对比仿真波形可知, cache实现了预期功能。



