SLIS125-DECEMBER 2006

FEATURES


- Switch-Mode Regulator
 - 5 V ±2%, Normal Mode
 - 5 V ±3%, Low-Power or Crossover Mode
- Switching Frequency, 440 kHz (typical)
- Input Operating Range, 1.5 V to 40 V, (V_{driver})
 - 1-A Load-Current Capability
 - 200-mA Load-Current Capability Down to 2-V Input (V_{driver})
 - 120-mA Load-Current Capability Down to 1.5-V Input (V_{driver})
- Enable Function
- Low-Power Operation Mode

- Switched 5-V Regulated Output on 5Vg With Current Limit
- Programmable Slew Rate and Frequency Modulation for EMI Consideration
- Reset Function With Deglitch Timer and Programmable Delay
- Alarm Function for Undervoltage Detection and Indication
- Thermally Enhanced Package for Efficient Heat Management

APPLICATIONS

 Automotive Electronic Controller Power Supply

PWP HTSSOP PACKAGE (TOP VIEW)



P0021-02

DESCRIPTION

The TPIC74100-Q1 is a switch-mode regulator with integrated switches for voltage-mode control. With the aid of external components (LC combination), the device regulates the output to 5 V $\pm 3\%$ for a wide input-voltage range.

The TPIC74100-Q1 offers a reset function to detect and indicate when the 5-V output rail is outside of the specified tolerance. This reset delay is programmable using an external timing capacitor on the REST terminal. Additionally, an alarm (A_{OUT}) feature is activated when the input supply rail V_{driver} is below a prescaled specified value (set by the A_{IN} terminal).

The TPIC74100-Q1 has a frequency-modulation scheme to minimize EMI. The clock modulator permits a modulation of the switching frequency to reduce interference energy in the frequency band.

The 5Vg output is a switched 5-V regulated output with internal current limiting to prevent RESET from being asserted when powering a capacitive load on the supply line. This function is controlled by the $5Vg_ENABLE$ terminal. If there is a short to ground on this output (5Vg output), the output self-protects by operating in a chopping mode. This does, however, increase the output ripple voltage on V_{OUT} during this fault condition.

Ordering Information

| Part Number | Package |
|------------------|------------------------|
| TPIC74100QPWPRQ1 | R-PDSO-G (PWP, 20-pin) |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





NOTE: All component values are typical.

SLIS125-DECEMBER 2006

Table 1. Terminal Functions

| TE | TERMINAL | | DESCRIPTION | | | |
|---------------------|----------|------------|-------------------------------------------------------------------------------------------|--|--|--|
| NAME | NO. | I/O | | | | |
| SCR1 | 1 | I | Programmable slew-rate control | | | |
| Cboot2 | 2 | I | External bootstrap capacitor | | | |
| Cboot1 | 3 | I | External bootstrap capacitor | | | |
| V _{driver} | 4 | I | Input voltage source | | | |
| L1 | 5 | I | Inductor input (an external Schottky diode ⁽¹⁾ to GND must be connected to L1) | | | |
| PGND | 6 | I | Power ground | | | |
| L2 | 7 | I | Inductor output | | | |
| V _{OUT} | 8 | 0 | 5-V regulated output | | | |
| 5Vg | 9 | 0 | Switched 5-V supply | | | |
| A _{IN} | 10 | I | Programmable alarm setting | | | |
| CLP | 11 | I/O | Low-power operation mode (digital input) | | | |
| RESET | 12 | 0 | Reset function (open drain) | | | |
| A _{OUT} | 13 | 0 | Alarm output (open drain) | | | |
| REST | 14 | 0 | Programmable reset timer delay | | | |
| R _{mod} | 15 | I | Main switching frequency modulation setting to minimize EMI | | | |
| GND | 16 | I | Ground | | | |
| V _{logic} | 17 | 0 | Supply decoupling output (may be used as a 5-V supply for logic-level inputs) | | | |
| ENABLE | 18 | I | Switch-mode regulator enable/disable | | | |
| 5Vg_ENABLE | 19 | I | Switched 5-V voltage regulator output enable/disable | | | |
| SCR0 | 20 | I | Programmable slew-rate control | | | |
| | | Exposed th | ermal pad of the package should be connected to GND or left floating. | | | |

⁽¹⁾ Maximum 0.4 V @ 1 A @ 125°C





ABSOLUTE MAXIMUM RATINGS

over recommended operating free-air temperature range (unless otherwise noted)(1)

| Unregulated input voltage | Unregulated input voltage, V _(driver) ⁽²⁾ | | | |
|-------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|--|--|
| Unregulated inputs, V _(AIN) , V _(ENABLE) ⁽²⁾ | | -0.5 V to 40 V | | |
| Bootstrap voltages | V _(Cboot1) | 52 V | | |
| | V _(Cboot2) | 14 V | | |
| Switch mode voltages | V _(L1) | –1 V to 40 V | | |
| | V _(L2) | −1 V to 7 V | | |
| Logic input voltages, V _{(Rn} | Logic input voltages, V _(Rmod) ,V _(SCR0) ,V _(SCR1) ,V _(CLP) , and V ₍₅ V _{g_ENABLE)} (2) | | | |
| Low output voltages, V _{(RE} | -0.5 V to 7 V | | | |
| Electrostatic-discharge | V _(HBMESD) ⁽³⁾ , pin 7 (L2), pin 8 (V _{OUT}), pin 9 (5Vg) | 800 V | | |
| susceptibility | V _(HBMESD) ⁽³⁾ , pins 1–6 and 10–20 | 2 kV | | |
| Thermal impedance, junc | tion-to-case, R _{θJC} ⁽⁴⁾ | 2°C/W | | |
| Thermal impedance, | $R_{\theta JA}^{(4)}$ | 32°C/W | | |
| junction-to-ambient | R _{0JA} ⁽⁵⁾ | 40°C/W | | |
| Continuous power dissipation, P _D | | | | |
| Operating virtual junction temperature range, T _J | | | | |
| Operating ambient tempe | -40°C to 125°C | | | |
| Storage temperature range, T _{stg} | | | | |
| Lead temperature (solder | ing, 10 s), T _(LEAD) | 260°C | | |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to ground.
- (3) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each terminal.
- (4) The thermal data is based on using 2-oz. copper trace with at least four square inches of copper footprint for heat dissipation. The copper pad is soldered to the thermal land pattern. Correct attachment procedure must be incorporated.
- (5) The thermal data is based on using 1-oz. copper trace with at least four square inches of copper footprint for heat dissipation. The copper pad is soldered to the thermal land pattern. Correct attachment procedure must be incorporated.

DISSIPATION RATING TABLE

| $R_{\theta JA}$ | $T_A \le 25$ °C Power Rating Derating Factor Above $T_A = 25$ | | T _A = 85°C Power Rating | T _A = 125°C Power Rating | |
|-----------------|---------------------------------------------------------------|-------------|------------------------------------|-------------------------------------|--|
| 32°C/W | 3.9 W | 31.25 mW/°C | 2.03 W | 0.781 W | |
| 40°C/W | 3.125 W | 25 mW/°C | 1.625 W | 0.625 W | |

RECOMMENDED OPERATING CONDITIONS

| | | MIN | MAX | UNIT |
|-----------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|-----|----------------------------|----------|
| Unregulated input voltage, V _(driver) | | 6 | 24 | V |
| Unregulated input voltages, V _(AIN) an | d V _(ENABLE) | 0 | 24 | V |
| Switch made terminals | V _(L1) | -1 | 17 | V |
| Switch-mode terminals | V _(L2) | 5 | 5.5 | V |
| Poststron voltages | V _(Cboot1) | | V _(driver) + 10 | V |
| Bootstrap voltages | V _(Cboot2) | | 8 | V |
| $\begin{array}{l} \text{Logic levels (I/O), V}_{(Rmod)}, \text{ V}_{(logic)}, \text{V}_{(Sid)}, \\ \text{V}_{(REST)} \end{array}$ | $_{\text{CR0}}, V_{(\text{SCR1})}, V_{(\text{5Vg_ENABLE})}, V_{(\text{RESET})}, V_{(\text{AOUT})}, V_{(\text{CLP})}, $ and | 0 | 5.25 | V |
| Operating ambient temperature range, T _A | | -40 | 125 | ŝ |
| Logic levels (I/O), V _(SCR0) , V _(SCR1) , V _(CLP) directly connected to V _(logic) | | | V _(logic) | V |

SLIS125-DECEMBER 2006

ELECTRICAL CHARACTERISTICS

 $V_{(driver)} = 6 \text{ V}$ to 17 V, $T_A = -40^{\circ}\text{C}$ to 125°C, unless otherwise noted

| | Parameters | TEST CONDITIONS | Min | Тур | Max | Unit | | |
|------------------------|----------------------------------------------|-------------------------------------------------------------------|------|-----|------|-----------|--|--|
| V _(driver) | Unregulated input voltage | | 1.5 | | 40 | V | | |
| V _(driver) | Start-up condition voltage | I _O = 600 mA | | | 5 | V | | |
| , | | $C_O = 36 \mu F \text{ (min) to } 220 \mu F \text{ (max)}$ | 4 | | 20 | | | |
| S _{OM} | Soft-start ramp | C_O = 220 μ F (min) to 470 μ F (max), see Note $^{(1)}$ | 2 | | 20 | V/ms | | |
| I _(standby) | Standby current | ENABLE = low | | 10 | 20 | μΑ | | |
| Iq | Quiescent current | CLP = 0 V, V _(driver) = 11 V, I _O = 0 mA | | 100 | 160 | μΑ | | |
| Vo | Output voltage | DC | | 5 | | V | | |
| | | Normal mode | | | 2% | | | |
| V _O | Output-voltage tolerance | Boost/buck crossover or low-power mode | | | 3% | | | |
| I _O | Output current | V _(driver) ≥ 7 V | | | 1 | Α | | |
| I | Output current, boost mode | V _(driver) = 2 V, see Note ⁽²⁾ | | | 200 | mA | | |
| I _{O(Boost)} | Output current, boost mode | V _(driver) = 1.5 V, see Note (2) | | | 120 | IIIA | | |
| I _{PPn} | Internal peak current limit (normal mode) | (1) | 1.75 | | 2.5 | Α | | |
| I _{PPI} | Internal peak current limit (low-power mode) | (1) | 0.75 | | 1.25 | | | |
| I _P | Peak current | $V_{(driver)}$ = 16 V, I_O = 1 A, and L = 33 μH | | 1.5 | | Α | | |
| V _(driver) | Boost/buck crossover voltage window | See Note (3) | 5 | | 5.9 | V | | |
| T _{ot} | Thermal shutdown (4) | | 160 | 180 | 200 | °C | | |
| 5Vg Output | and ENABLE | | | | | | | |
| r _{DS(on)} | On-state resistance | | | 135 | 225 | $m\Omega$ | | |
| lo | Output current | | | | 400 | mA | | |
| V _I | 5Vg_ENABLE input-voltage range | | -0.5 | | Vo | V | | |
| V _{IH} | 5Vg_ENABLE threshold high voltage | V _(5Vg) = 5 V | 2.5 | 3 | 3.5 | V | | |
| V _{IL} | 5Vg_ENABLE threshold low voltage | V _(5Vg) = 0 V | 1.5 | 2 | 2.5 | V | | |
| $V_{(hys)}$ | Hysteresis voltage | | 0.5 | 1 | | V | | |
| r _(pd) | Internal pulldown resistor | | 300 | 500 | 850 | kΩ | | |
| ENABLE | | | | | | | | |
| V _I | ENABLE input-voltage range | | -0.5 | | 40 | V | | |
| V/ ENABLE (I | ENARI E throshold high voltage | 8 V ≤ V _(driver) ≤ 17 V | 2.5 | 3 | 3.5 | V | | |
| V_{IH} | ENABLE threshold high voltage | 6 V ≤ V _(driver) < 8 V | 1.9 | 3 | 3.5 | v | | |
| V _{IL} | ENABLE threshold low voltage | V _O = 5 V | 1.5 | 2 | 2.5 | V | | |
| | Hystorosis voltass | 8 V ≤ V _(driver) ≤ 17 V | 0.5 | 1 | | \/ | | |
| $V_{(hys)}$ | Hysteresis voltage | 6 V ≤ V _(driver) < 8 V | 0.1 | | | V | | |

⁽¹⁾ Ensured by characterization. (2) Tested with inductor having following characteristics: $L = 33 \mu H$, $R_{max} = 0.1 \Omega$, $I_R = 1.8 A$. Output current must be verified in application when inductor R_{max} (ESR) is increased. Ensured by characterization. For further details, see the *Buck/Boost Transitioning* section.

⁽⁴⁾ Ensured by characterization; hysteresis 15°C (typical)





ELECTRICAL CHARACTERISTICS (continued)

 $V_{(driver)}$ = 6 V to 17 V, T_A = -40°C to 125°C, unless otherwise noted

| | Parameters | TEST CONDITIONS | Min | Тур | Max | Unit | | |
|-------------------------|----------------------------------------|----------------------------------------------------------------|------|------|------------------------------------------------|------|--|--|
| RESET | | · | | | <u>, </u> | | | |
| V _(th) | RESET threshold voltage | | 4.51 | 4.65 | 4.79 | V | | |
| V _(RESET) | RESET tolerance | | | | 3% | | | |
| | DECET times | C _(REST) = 10 nF | 8 | 10 | 12 | ms | | |
| t _(RESET) | RESET time | C _(REST) = 100 nF, see Note ⁽⁵⁾ | 80 | 100 | 120 | | | |
| V _{OL} RI | DECET autout law only and | I _{sink} = 5 mA | | | 450 | | | |
| | RESET output low voltage | I _{sink} = 1 mA | | | 84 | mV | | |
| t _(deglitch) | RESET deglitch time | See Note ⁽⁵⁾ | 8 | 10 | 12.5 | μs | | |
| Alarm | | | | | | | | |
| V _I | Alarm input-voltage range | | -0.5 | | 40 | V | | |
| V_{IL} | Alarm threshold low voltage | | 2.2 | 2.3 | 2.35 | V | | |
| V _{IH} | Alarm threshold high voltage | | 2.43 | 2.5 | 2.58 | V | | |
| V _(hys) | Hysteresis voltage | | | 200 | | mV | | |
| | | I _{sink} = 5 mA | | | 450 | >/ | | |
| V_{OL} | Alarm output low voltage | I _{sink} = 1 mA | | | 84 | mV | | |
| Low-Power | Mode (Pulse Mode) PFM | | | | | | | |
| I _{O(LPM)} | Load current in low-power mode | V _(driver) < 7 V | | | 50 | mA | | |
| I _{I(avg)} | Average input current | V _(driver) = 11 V, I _O = 5 mA, CLP = low | | | 3.55 | mA | | |
| Vo | Output-voltage tolerance | V _O = 5 V | | 2.4% | 3% | | | |
| Digital Low- | Power Mode (CLP) | | | | · | | | |
| V _{IH} | High-level CLP input threshold voltage | Normal mode | 2.6 | | | V | | |
| V _{IL} | Low-level CLP input threshold voltage | Low-power mode | | | 1.15 | V | | |
| Switching P | arameters | | I. | | , | | | |
| f _(sw) | Switching frequency | V _(Rmod) = 0 V, modulator OFF | | 440 | | kHz | | |
| | | f _(sw) = 440 kHz | | | 18% | | | |
| f _{(sw)ac} | Operating-frequency accuracy | f _(sw) = 440 kHz | | | 20% | | | |
| f _{(sw)min} | Modulation minimum frequency | | 270 | 330 | 445 | kHz | | |
| f _{(sw)max} | Modulation maximum frequency | | 450 | 550 | 680 | kHz | | |
| f _{(mod)span} | Modulation span | | | 220 | | kHz | | |
| f _(mod) | Modulation frequency | $R_{\text{mod}} = 12 \text{ k}\Omega \pm 1\%$ | | 28 | | kHz | | |
| f _{(mod)ac} | Modulation-frequency accuracy | | | | 12% | | | |

(5) Ensured by characterization.

SLIS125-DECEMBER 2006

PRINCIPLES OF OPERATION

Functional Principle

The TPIC74100-Q1 is a buck/boost switch-mode regulator that operates in a power-supply concept to ensure a stable output voltage with input voltage excursions and specified load range.

The device provides an alarm indicator and reset output to interface with systems that require supervisory function.

The switching regulator offers a clock modulator and a current-mode slew-rate control for the internal switching transistor (Q1) to minimize EMI.

An internal low-r_{DS(on)} switch has a current-limit feature to prevent inadvertent reset when turning on the 5Vg output.

Description of the Functional Terminals

Switch-Mode Input/Output Terminals (L1, L2)

The external inductor for the switch-mode regulator is connected between terminals L1 and L2. This inductor is placed close to the terminals to minimize parasitic effects. For stability, an inductor with 20 μ H to 100 μ H should be used.

Supply Terminal (V_{driver})

The input voltage of the device is connected to the V_{driver} terminal. This input line requires a filter capacitor to minimize noise. A low-ESR aluminum or tantalum input capacitor is recommended. The relevant parameters for the input capacitor are the voltage rating and RMS current rating. The voltage rating should be approximately 1.5 times the maximum applied voltage for an aluminum capacitor and 2 times for a tantalum capacitor. In buck

mode, the RMS current is $I_{OUT} \times \sqrt{D-D^2}$, where D is the duty cycle and its maximum RMS current value is reached when D = 50% with $I_{RMS} = I_{OUT}/2$. In boost mode, the RMS current is 0.3 × ΔI , where ΔI is the peak-to-peak ripple current in the inductor. To achieve this, ESR ceramic capacitors are used in parallel with the aluminum or tantalum capacitors.

Internal Supply Decoupling Terminal (V_{logic})

The V_{logic} terminal is used to decouple the internal power-supply noise by use of a 470-nF capacitor. This terminal can also be used as an output supply for the logic-level inputs for this device (SCR0, SCR1, ENABLE, CLP, and 5Vg_ENABLE).

Input Voltage Monitoring Terminal (A_{IN})

The A_{IN} terminal is used to program the threshold voltage for monitoring and detecting undervoltage conditions on the input supply. A maximum of 40 V may be applied to this terminal and the voltage at this terminal may exceed the $V_{(driver)}$ input voltage without effecting the device operation. The resistor divider network is programmed to set the undervoltage detection threshold on this terminal (see the application schematic). The input has a typical hysteresis of 200 mV with a typical upper limit threshold of 2.5 V and a typical lower limit threshold of 2.3 V. When $V_{(AIN)}$ falls below 2.3 V, $V_{(AOUT)}$ is asserted low; when $V_{(AIN)}$ exceeds 2.5 V, $V_{(AOUT)}$ is in the high-impedance state.

The equations to set the upper and lower thresholds of $V_{(AIN)}$ are:

Upper:

$$V_{(driver)} = 2.5 \text{ V} \times \frac{\text{R1} + \text{R2}}{\text{R1}}$$

Lower:

$$V_{(driver)} = 2.3 \text{ V} \times \frac{R1 + R2}{R1}$$



PRINCIPLES OF OPERATION (continued)

Input Undervoltage Alarm Terminal (A_{OUT})

The A_{OUT} terminal is an open-drain output that asserts low when the input voltage falls below the set threshold on the A_{IN} input.

Reset Delay Timer Terminal (REST)

The REST terminal sets the desired delay time to assert the RESET terminal low after the 5-V supply has exceeded 4.65 V (typical). The delay can be programmed in the range of 2.2 ms to 150 ms using capacitors in the range of 2.2 nF to 150 nF. The delay time is calculated using the following equation:

RESET delay = $C_{(REST)} \times 1$ ms, where $C_{(REST)}$ has nF units

Reset Terminal (RESET)

The RESET terminal is an open-drain output. The power-on reset output is asserted low until the output voltage exceeds the 4.65-V threshold and the reset delay timer has expired. Additionally, whenever the ENABLE terminal is low, RESET is immediately asserted low regardless of the output voltage.

Main Regulator Output Terminal (Vout)

The V_{OUT} terminal is the output of the switch-mode regulated supply. This terminal requires a filter capacitor with low-ESR characteristics to minimize output ripple voltage. For stability, a capacitor with 22 μ F to 470 μ F should be used. The total capacitance at pin V_{OUT} and pin 5Vg must be less than or equal to 470 μ F.

Low-Power-Mode Terminal (CLP)

The CLP terminal controls the low-power mode of the device. An external low digital signal switches the device to low-power mode or normal mode when the input is high.

Switch-Output Terminal (5Vg)

The 5Vg terminal switches the 5-V regulated output. The output voltage of the regulator can be enabled or disabled using this low-r_{DS(on)} internal switch. This switch has a current-limiting function to prevent generation of a reset signal at turnon caused by the capacitive load on the output or overload condition. When the switch is enabled, the regulated output may deviate and drop momentarily to a tolerance of 7% until the 5Vg capacitor is fully charged. This deviation depends on the characteristics of the capacitors on V_{OUT} and 5Vg.

5Vg-Enable Terminal (5Vg_ENABLE)

The 5Vg_ENABLE is a logic-level input for enabling the switch output on 5Vg.

For the functional terminal, 5Vg_ENABLE results in the following table:

| 5Vg_ENABLE | Function |
|--------------------------------------------|------------|
| 0 | 5Vg is off |
| Open (internal pulldown = 500 k Ω) | 5Vg is off |
| 1 | 5Vg is on |






Figure 1. Current-Limit Switched Output 5Vg

Slew-Rate Control Terminals (SCR0, SCR1)

The slew rate of the switching transistor Q1 is set using the SCR0 and SCR1 terminals.

The following table shows the values of the slew rate (SR):

| SCR1 | SCR0 | SR _{Q1} |
|------|------|------------------|
| 0 | 0 | Slow |
| 0 | 1 | Medium-slow |
| 1 | 0 | Medium-fast |
| 1 | 1 | Fast |





See the converter efficiency plots in the *Typical Characteristics* section to determine power dissipation.

Modulator Frequency Setting (Terminal R_{mod})

The R_{mod} terminal adjusts the clock modulator frequency. A resistor of R_{mod} = 12 k Ω generates a modulation frequency of 28 kHz. The modulator function may be disabled by connecting R_{mod} to GND and the device operates with the nominal frequency. The modulator function cannot be activated during IC operation, only at IC start-up.

Ground Terminal (PGND)

The PGND terminal is the power ground for the device.

Enable Terminal (ENABLE)

The ENABLE terminal allows the enabling and disabling of the switch mode regulator. A maximum of 40 V may be applied to this terminal to enable the device and increasing it above the $V_{(driver)}$ input voltage does not affect the device operation.

The functionality of the ENABLE terminal is described in the following table:

| ENABLE | Function |
|--------|--------------|
| 0 | Vreg is off. |
| Open | Undefined |
| 1 | Vreg is on. |

Bootstrap Terminals (Cboot1 and Cboot2)

An external bootstrap capacitor is required for driving the internal high-side MOSFET switch. A 4.7-nF ceramic capacitor is typically required.

Functional Modes

Clock Modulator

To minimize EMI issues associated with the switch-mode regulator, the device offers an integrated clock modulator. The function of the clock modulator is to modulate the switching frequency and to distribute the energy over the wave band.

The average switching frequency is 440 kHz (typical) and varies between 330 kHz and 550 kHz at a rate set by the R_{mod} resistor. A typical value of 12 k Ω on the R_{mod} terminal relates to a 28-kHz modulation frequency. The clock modulator function can only be activated during IC start-up, not during IC operation.

The equation for the modulation frequency is as follows:

 $f_{(mod)}$ (Hz) = (-2.2 × R_{mod}) + 54.5 kHz, when R_{mod} = 8 k Ω to 16 k Ω

Buck/Boost Transitioning

The operation mode switches automatically between buck and boost modes depending on the input voltage of $V_{(driver)}$ and output load conditions. During start up, when $V_{(driver)}$ is less than 5.8 V (typical), the device starts in boost mode and continues to run in boost mode until $V_{(driver)}$ exceeds 5.8 V; at which time, the device switches over to buck mode. In buck mode, the device continues to run in buck mode until it is required to switch back to boost to hold regulation. This crossover window to switch to boost mode is when $V_{(driver)}$ is between 5.8 V and 5 V and depends on the loading conditions. When V_{driver} drops below 5.8 V but the device is holding regulation (~2%), the device remains in buck mode. However, when $V_{(driver)}$ is within the 5.8-V to 5-V window and V_{OUT} drops to 4.9 V, the device crosses over to boost mode to hold regulation. In boost mode, the device remains in boost mode until $V_{(driver)}$ exceeds 5.8 V; at which time, the device enters the buck mode. When the device is



operating in boost mode and $V_{(driver)}$ is in the crossover window of 5.8 V to 5 V, the output regulation may contain a higher than normal ripple and only maintain a 3% tolerance. This ripple and tolerance depends on the loading and improves with a higher loading condition. When the device is operated with low-power mode active (CLP = low) and high output currents (>50 mA), the buck/boost transitioning can cause a reset signal at the RESET pin.

Buck SMPS

In buck mode, the duty cycle of transistor Q1 sets the voltage V_{OUT} . The duty cycle of transistor Q1 varies 10% to 99% depending on the input voltage, $V_{(driver)}$. If the peak inductor current (measured by Q1) exceeds 450 mA (typical), Q2 is turned on for this cycle (synchronized rectification). Otherwise, the current recirculates through Q2 as a free-wheeling diode. The detection for synchronous or asynchronous mode is done cycle-by-cycle.

To avoid a cross-conduction current between Q1 and Q2, an inherent delay is incorporated when switching Q1 off and Q2 on and vice versa.

In buck mode, transistor Q3 is not required and is switched off. Transistor Q4 is switched on to reduce power dissipation.

The switch timings for transistors Q3 and Q4 are not considered. In buck mode, the logical control of the transistors does not change.




Figure 2. Buck/Boost Switch Mode Configuration

Boost SMPS

In boost mode, the duty cycle of transistor Q3 controls the output voltage V_{OUT} . The duty cycle is internally adjusted 5% to 85% depending on the internally sensed voltage of the output. Synchronized rectification occurs when $V_{(driver)}$ is below 5 V.

To avoid a discharging of the buffer capacitor, a simultaneous switching on of Q3 and Q4 is not allowed. An inherent delay is incorporated between Q3 switching off and Q4 switching on and vice versa.

In boost mode, transistor Q2 is not required and remains off. Transistor Q1 is switched on for the duration of the boost-mode operation (serves as a supply line).





The switch timings of transistors Q1 and Q2 are not considered. In boost mode, the logical control of the transistors does not change.

Extension of the Input Voltage Range on V_(driver)

To ensure a stable 5-V output voltage with the output load in the specified range, the $V_{(driver)}$ supply must be greater than or equal to 5 V for greater than 1 ms (typical). After a period of 1 ms (typical), the logic may be supplied by the V_{OUT} regulator and the $V_{(driver)}$ supply may be capable of operating down to 1.5 V.

The switch-mode regulator does not start at V_(driver) less than 5 V.

Low-Power Mode

To reduce quiescent current and to provide efficient operation, the regulator enters a pulsed mode.

The device enters this mode by a logic-level low on this terminal.

Automatic low-power mode is not available. The low-power-mode function is not available in boost mode. The device leaves low-power mode during boost mode regardless of the logic level on the CLP terminal.

Temperature and Short-Circuit Protection

To prevent thermal destruction, the device offers overtemperature protection to disable the IC. Also, short-circuit protection is included for added protection on V_{OUT} and 5Vg.

Switch Output Terminal (5Vg) Current Limitation


A charge pump drives the internal FET, which switches the primary output voltage V_{OUT} to the 5Vg pin. Protection is implemented to prevent the output voltage from dropping below its specified value while enabling the secondary output voltage. An explanation of the block diagram (see Figure 1) is given by the following example:

- Device is enabled, output voltage V_{OUT} is up and stable.
- 5Vg is enabled (pin 5Vg_ENABLE set to high) with load resistance connected to 5Vg pin.
- If output voltage V_{OUT} drops below typical (V_{OUT} 100 mV), the charge pump of the 5Vg FET is switched off and the FET remains on for a while as the gate voltage drops slowly.
- If V_{OUT} drops below the RESET threshold of 4.65 V (typical), the FET of the secondary output voltage 5Vg is switched off (gate drawn to ground level).
- A deglitch time ensures that a device reset does not occur if V_{OUT} drops to the reset level during the 5Vg turnon phase.
- If V_{OUT} rises above typical (V_{OUT} 100 mV), the charge pump of the 5Vg FET is switched on and drives the gate of the 5Vg FET on.

Soft Start


On power up, the device offers a soft-start feature which ramps the output of the regulator at a slew of 10 V/ms. When a reset occurs, the soft start is reenabled. Additionally, if the output capacitor is greater than 220 μ F (typical), the slew rate decreases to a value set by the internal current limit. In boost mode, the soft-start feature is not active.





NOTE: Maximum characteristic specified by design.


Figure 3. Low-Power Mode Current, I_O = 0 mA-10 mA



NOTE: Maximum characteristic specified by design.

Figure 4. Low-Power-Mode Current, I_O = 0 mA-1 mA






NOTES:

- (1) Typical representation of input voltage vs output load current at $T_A = 25^{\circ}C$ and $125^{\circ}C$, after the correct power-up sequence is invoked.
- (2) The dip in the output current at 5.8 V is caused by the buck/boost transition of the IC.
- (3) The output current is clipped to 1 A by the measurement setup.

Figure 5. Typical Input Voltage (V_(driver))
vs
Maximum Output Load Current (I_O)



NOTE: The average converter efficiency with four different slew rate controls (SCRx) on the Q1 switching FET with input voltage $V_{(driver)} = 11 \text{ V}$ and 17 V, $T_A = 125^{\circ}\text{C}$.

Figure 6. Converter Efficiency






Figure 7. Input Current With Slope Control, SCR0 = 0, SCR1 = 0, Input-Current Slew Rate = 2.8 A/ μ s, I_L = 500 mA, V_(driver) = 15 V




Figure 8. Input Current With Slope Control, SCR1 = 0, SCR0 = 1, Input-Current Slew Rate = 6.25 A/ μ s, I $_L$ = 500 mA, V $_{(driver)}$ = 15 V






Figure 9. Input Current With Slope Control, SCR1 = 1, SCR0 = 0, Input-Current Slew Rate = 9.4 A/ μ s, I_L = 500 mA, V_(driver) = 15 V




Figure 10. Input Current With Slope Control, SCR0 = 1, SCR1 = 1, Input-Current Slew Rate = 18.8 A/ μ s, I $_L$ = 500 mA, V $_{(driver)}$ = 15 V






Figure 11. Low-Power-Mode Operation, I_L = 15 mA, C_O = 47 μF




Figure 12. Nominal Switching Frequency of Q1 Switch (446 kHz)



With Modulation Function Disabled, $I_L = 200 \text{ mA}$

(Reference L1 Terminal, see Figure 13 through Figure 15)




Figure 13. Minimum Switching Frequency (333 kHz) With Modulation Enabled, $\rm R_{mod}$ = 12 k $\Omega,~\rm I_L$ = 200 mA




Figure 14. Maximum Switching Frequency (555 kHz) With Modulation Enabled, $\rm R_{mod}$ = 12 k $\Omega,$ $\rm I_L$ = 200 mA



(Reference L1 Terminal, see Figure 13 through Figure 15)




Figure 15. Modulation Frequency (Full Span) of 28 kHz




Figure 16. Input Voltage Excursions (Similar to Low-Crank Conditions)



(Reference L1 Terminal, see Figure 13 through Figure 15)




Figure 17. Switch-Mode Regulator Transition From Buck Mode to Boost Mode, I_L = 400 mA





Figure 18. Switch-Mode Regulator Transition From Boost Mode to Buck Mode, I_L = 400 mA




(Reference L1 Terminal, see Figure 13 through Figure 15)



NOTE: These values represent conducted EMI results of a test board for display purposes only. Actual results may vary greatly depending on board layout and external components and must be verified in actual application.

Figure 19. Conducted Emissions on Test Board Showing Effects of Switching-Frequency Modulation



NOTE: These values represent conducted EMI results of a test board for display purposes only. Actual results may vary greatly depending on board layout and external components and must be verified in actual application.

Figure 20. Conducted Emissions on Test Board Showing Effects of Minimum and Maximum Slew Rate Settings



APPLICATION INFORMATION

To maximize the efficiency of this package for application on a single-layer or multilayer PCB, certain guidelines must be followed when laying out this device on the PCB.

The following information is to be used as a guideline only.

For further information see the PowerPAD Thermally Enhanced Package technical brief (SLMA002).

The following are guidelines for mounting the PowerPAD™ IC on a multilayer PCB with a ground plane.




Figure 21. Package and PCB Land Configuration for a Multilayer PCB




Figure 22. Multilayer Board (Side View)

In a multilayer board application, the thermal vias are the primary method of heat transfer from the package thermal pad to the internal ground plane.

The efficiency of this method depends on several factors (die area, number of thermal vias, thickness of copper, etc.). See the *PowerPAD Thermally Enhanced Package* technical brief (SLMA002).

SLIS125-DECEMBER 2006

APPLICATION INFORMATION (continued)





Figure 23. Land Configuration for Single-Layer PCB

Layout recommendation is to use as much copper area for the power-management section of a single-layer board as possible. In a single-layer board application, the thermal pad is attached to a heat spreader (copper areas) by using a low-thermal-impedance attachment method (solder paste or thermal-conductive epoxy). In both of these cases, it is advisable to use as much copper and as many traces as possible to dissipate the heat.

IMPORTANT

When this attachment method is not implemented correctly, this product may operate inefficiently. Power dissipation capability may be adversely affected when the device is incorrectly mounted onto the circuit board.





- A. To minimize voltage ripple on the output due to transients, it is recommended to use a low-ESR capacitor on the V_{OUT} line.
- B. The L and C component values are system application dependent for EMI consideration.

Figure 24. Application Schematic

Layout Guidelines for Switch-Mode Power Supply

The following guidelines are recommended for PCB layout of the TPIC74100-Q1 device.

Inductor

Use a low-EMI inductor with a ferrite-type closed core. Other types of inductors may be used; however, they must have low-EMI characteristics and be located away from the low-power traces and components in the circuit.

Filter Capacitors

Input ceramic filter capacitors should be located in the close proximity of the V_{driver} terminal. Surface-mount capacitors are recommended to minimize lead length and reduce noise coupling.

Traces and Ground Plane

All power (high-current) traces should be thick and as short as possible. The inductor and output capacitors should be as close to each other as possible. This reduces EMI radiated by the power traces due to high switching currents.



SLIS125-DECEMBER 2006

In a two-sided PCB, it is recommended to have ground planes on both sides of the PCB to help reduce noise and ground-loop errors. The ground connection for the input and output capacitors and IC ground should be connected to this ground plane.

In a multilayer PCB, the ground plane is used to separate the power plane (where high switching currents and components are placed) from the signal plane (where the feedback trace and components are) for improved performance.

Also, arrange the components such that the switching-current loops curl in the same direction. Place the high-current components such that during conduction, the current path is in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles, helping to reduce radiated EMI.

Buck Mode

- Select inductor ripple current DIL: for example ΔI_L = 0.2 x I_{OUT}
- Calculate inductor L:

$$L = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{f_{SW} \times \Delta I_{L} \times V_{IN}}$$
(1)

where f_{SW} is the regulator switching frequency.

Inductor peak current:

$$I_{L,max} = I_{OUT} + \frac{\Delta I_L}{2}$$
 (2)

• Output voltage ripple:

$$\Delta V_{OUT} = \Delta I_{L} \times \left(ESR + \frac{1}{8 \times f_{SW} \times C_{OUT}} \right)$$
(3)

Usually, the first term is dominant.

$$C_{OUT} = \frac{I_{pk}(t_{on} + t_{off})}{8 \times V_{ripple}}$$
(4)

Boost Mode

- Select inductor ripple current ΔI_1 : for example $\Delta I_1 = 0.2 \times I_{1N}$
- Calculate inductor L:

$$L = \frac{(V_{OUT} - V_{IN}) \times V_{IN}}{f_{SW} \times \Delta I_{L} \times V_{OUT}}$$
(5)

where f_{SW} is the regulator switching frequency.

Inductor peak current:

$$I_{p} = I_{L,max} = I_{IN} + \frac{\Delta I_{L}}{2}$$
 (6)

• Output voltage ripple:

$$\Delta V_{OUT} = I_{p} \times ESR + \frac{I_{OUT} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right)}{f_{SW} \times C_{OUT}}$$
(7)



PACKAGE OPTION ADDENDUM

19-Jul-2010

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|-----------------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| TPIC74100QPWPRQ1 | ACTIVE | HTSSOP | PWP | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Request Free Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{TM}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-8/W 05/11

NOTE: A. All linear dimensions are in millimeters


Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|----------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Communications and Telecom | www.ti.com/communications |
| Amplifiers | amplifier.ti.com | Computers and Peripherals | www.ti.com/computers |
| Data Converters | dataconverter.ti.com | Consumer Electronics | www.ti.com/consumer-apps |
| DLP® Products | www.dlp.com | Energy and Lighting | www.ti.com/energy |
| DSP | dsp.ti.com | Industrial | www.ti.com/industrial |
| Clocks and Timers | www.ti.com/clocks | Medical | www.ti.com/medical |
| Interface | interface.ti.com | Security | www.ti.com/security |
| Logic | logic.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Power Mgmt | power.ti.com | Transportation and Automotive | www.ti.com/automotive |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | Wireless | www.ti.com/wireless-apps |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | | |

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com