

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

## LowLAG: Low-Latency Hardware Accelerator of a Sound Effect

**Team number:** xohw20\_262

**Project Name:** LowLAG: Low-Latency Hardware Accelerator of a Sound Effect

**Date:** 30/06/2020

**Version of uploaded archive:** 1

**Link to YouTube video:** <https://youtu.be/LDZnz3VPQfw>

**Link to GitHub repository:** <https://github.com/powerstttt/LowLAG>

**University name:** Eskişehir Technical University

**Supervisor name:** İsmail SAN

**Supervisor e-mail:** isan@eskisehir.edu.tr

**Lecture name:** EEM464 – System on Chip Design

**Team name:** Double Y

**Participants:** Yunus Emre ESEN

Yunus KALKAN

**E-mail:** esenyunusemre@gmail.com

kalkany344@gmail.com

**Board used:** ZedBoard

**Software and Version:** Vivado 2015.1

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

## Abstract

Many audio effects are very popular among artists to be used in live concerts. However, latency problems may occur when using these effects. This latency may affect the artists negatively or cause the effect not to be used well. This project aims to minimize the latency of an audio effect by designing a specific hardware architecture on FPGA as an accelerator. The audio effect accelerator will then be connected to an ARM processor core within a Zynq-based programmable SoC platform. The ARM processor core may be responsible to handle data movement operations, enable or disable the audio effect over captured audio signal and performs some of the operations of the audio effect algorithm. The audio effect algorithm will first be written on MATLAB & Simulink and corresponding hardware is generated on MATLAB with HDL Coder Transform tool. Our main objective in describing the hardware of the audio effect algorithm is to reduce the latency of audio signals from input to output. Thus, various experiments will be performed to find the lowest possible latency solution for the selected audio effect. The System-on-chip solution will be prototyped in ZedBoard that contains ZC7020 Zynq chip. Processes on audio signals cause latency in processors which depend on the speed of the processor. To reduce this latency, it is aimed to design an application-specific hardware accelerator that will be implemented on the FPGA logic of the Zynq chip. The processing system of the Zynq device will manage the accelerator.

After the project is realized, a decrease in latency is expected and the solution can be used in areas such as live music concerts.

## 1. Introduction

The music industry is an industry with a huge economy and its economy is growing every year. From IFPI Global Music Report 2019 [1], the global recorded music market grew by 9.7% in 2018. IFPI's Global Music Report 2019 show total revenues for 2018 were \$19.1 billion. Certainly, some sound effects are needed while producing these many songs. Therefore, audio effect is one of the critical tools of today's music industry. Any latency that occurs when applying sound effect can cause trouble. In addition to the successful operation of audio effects, the delay should also be minimal. LowLAG is being developed so that users can implement audio effects applications with minimum latency.

What does latency mean in audios? Latency refers to a short period of delay (usually measured in milliseconds) between when an audio signal enters a system and when it emerges. The shorter this period of delay, the less the latency will be. Minimizing the latency will allow us to prevent the loss of time in audio effects. The human ear can not detect below 20 milliseconds latency [2]. The main objective is to lessen the latency to times that are too short for the human ear to detect. First of all, it is necessary to identify the factors causing the delay in order to minimize the latency. Possible reasons for the latency are as follows: Analog to digital conversion, buffering, digital signal processing, transmission time, digital to analog conversion. Many implementation techniques such as filters, delay lines, time-segments, and time-frequency representations which are used for audio effects are related with the digital signal processing because of that digital signal processing is one the indispensable application in the digital real time audio effect implementation [3]. We will focus on speeding up latency in the digital signal processing application.

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

Until a few decades ago, digital signal processing was implemented either on the hardware design or in the software design. Both designs have their own advantages. We can obtain low latency and high reliability applications with the digital signal processing on only hardware design, but this gives us very little flexibility and more complexity compared to the design in the software [4]. We can obtain the more flexibility with the software design. Therefore, it would be more effective to implement hardware and software together on a chip, this implementation is called System on Chip. There are many studies in the field of application of digital audio effect on Soc system [5][6]. We will use ZedBoard Zynq-7000 EPP Development kit for SoC implementation [7]. ZedBoard provides us the opportunity to develop both for the software part and for the hardware part together.

## 2. Method

LowLAG aims to decrease latency (which is the passing time between audio input to audio output) that caused by the load on the CPU while applying the sound effect. System on Chip design will be used to decrease that CPU load. It is desired to speed up the sound processing operation with FPGA because of latency with software solutions and to continue to benefit from the software for functional settings.

Sound effect algorithms were made on MATLAB & Simulink. While creating sound effect algorithms on MATLAB & Simulink, some components in MATLAB & Simulink's library were used. In this way, an algorithm design was created that would make a sound effect. This design will be further developed and some components like delays, buffers, some filters will be added to increase the variety of sound effects. With the development of the design, creating more quality sound effects are planned. This design, which was made thanks to the advantage of MATLAB & Simulink program, was reduced to the HDL code with its own tool. Through this transformed design, the IP to be used for the sound effect was created. And this IP was added to our design as sound effect thread.




Figure 1: How audio system will work on LowLAG

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

As a result, the system we created works as follows. The microphone that we connect to ZedBoard's audio input port, gets sound from outside. The received sound is controlled via the Zynq processor, the processor of the ZedBoard. The Zynq processor controls the application of the effect we designed on the IP to the incoming sound by communicating with the sound effect IP with the necessary connections with the processor. Then, it gives the effected sound out through the speaker that connected to the audio output port on it.

## 2.1. Using of Zynq Device for This Project

Purpose of the using Zynq device is decrease the latency as mentioned above. In this case, solution must give high performance, also not lose ease of use and also shouldn't be too expensive for marketability. Application specific integrated circuits (ASIC) gives more performance on applications and less flexibility compared to software and creates too much costs. FPGA (Field Programmable Gate Arrays) makes things easier. It gives more performance than software and less costs than ASIC chips. [8] On the other hand, a system-on-chip solution gives performance of FPGA and flexibility of software. This is why LowLAG is a SoC project.

It is aimed to speed up the system by making the sound processing part on the programmable logic. The thought is converting the MATLAB & Simulink design of the sound effect (software part) to IP block via HDL Coder Transform tool and use with Zynq device. All communications between PS and PL are provided by AXI Interconnect. IP block that is used for sound processing will use AXI4\_Lite interface. The prepackaged I2S controller for the Analog Devices ADAU1761 audio codec on the ZedBoard will used for transmitting input and output signals. Objective working principle is shown on Figure 1 roughly.

LowLAG consists of two main part which are hardware and software as mentioned before. These two parts are discussed below.

## 2.2. Hardware

Hardware will be main part of the processing operation. Use hardware for processing operations are more efficient than software solutions.

Hardware has been designed for a simple sound effect application. The design was created to make changes to the incoming sound and transmit it to an output. Hardware design was made on MATLAB & Simulink. When choosing this tool, the ease of converting the design to HDL code was taken into consideration. The design has been converted to IP that will work on ZedBoard.

### 2.2.2. Creating IP

In this step, desired work is creating an IP block to use for sound processing. The MATLAB & Simulink design will be used for creating that IP block using by HDL Coder Transform tool. Research process is still going on about that subject.

While creating the design, components supporting MATLAB & Simulink's HDL Coder were used. Necessary tests were first performed on MATLAB & Simulink. It was seen that the effect was successfully applied in the tests of the created design on the MATLAB & Simulink. And then it was converted into an IP block to be used in our system with the HDL Coder Transform tool.

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

## 2.2.3. Using Audio on ZedBoard

Another IP block is going to be used for using audio ports on ZedBoard. This IP block takes input signal and communicates with other IP blocks which will process the sound and PS, after it will give the final processed signal to the output. This block uses I2S interface standard and ADAU1761 audio codec on ZedBoard.

## 2.3. Software

The aim of using software is to protect the flexibility of the effect that had on software solution before. The software part will be worked with hardware together. Some customization will be used in software part like settings etc.

### 2.3.1 Application

Application part will provide an access to changeable features in sound effect. For example, consider that a reverb effect is running on LowLAG. In the software part of LowLAG you will change the feature such as depth of sound, size of room, duration of the effect or mix of sound. These are some of the examples and these can be changed depending on sound effect. The main idea in there is not to lose the flexibility on the effect while the acceleration process happens. The application part will provide that.

## 3. Empirical Setup

ZedBoard is used for realizing the project as mentioned on the previous section. Test applications were made to get audio from ZedBoard and Vivado 2015.1 was used. The origin of experiment that we are worked on was taken from Zynq Book Tutorial which is described below.

### 3.1. Design of Zynq Book Tutorial Exercise 5

This is the main section of the project now working on. It is based on Zynq Book Tutorial Exercise 5. Its programmable logic part consists of I2S audio controller and IP blocks that provide effect different than mostly used blocks. These IP blocks are available on present book sources.

PL and PS part will be worked together. Firstly, it is ensured to giving input and taking output correctly. The sound effects that are wanted to place in PL is converting an IP block via Vivado HLS and MATLAB HDL Coder. Also, software part was reorganized in order to that effect. Figure 2 describes the system briefly. These sections have not so much details. But details will occur as the project progresses.

There were 2 options to get measurements about project results. Latency could be measured with an oscilloscope from input and output signal. It was an analog way to get results. But we cannot get result with that way because our laboratories are not available for use due to COVID-19. The other option is getting latency values from chip clock. Starting of input signal and starting of output signal can be observed from clock hit and can be converted easily to time in milliseconds. In order to do that, TTC (Triple Timing Counter) time is going to be used. On the other hand, the latency without ZedBoard is going to be measured with a record in Windows.

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>




Figure 2: Overview of complete SoC design

## 3.2. IP Creation with HDL Coder in MATLAB & Simulink

In this section, a basic sound effect was created in Simulink and converted to an IP block with HDL Coder. The sound effect is a distortion effect and that is also experimental, so that is not good enough to use in music applications. But it gives an idea to how we can improve our system.

### 3.2.1. Simulink Model of Sound Effect

The design of sound effect is very simple and basic as mentioned before and can be changed for future applications to get more clear results. The point is in this section how did we do that? A design should be created in a Simulink model to create new IP. Figure 3 shows that basic distortion effect.




Figure 3: The design of distortion effect.

The main idea of that effect is distorting the audio and mix with the clean audio. The packaged subsystem (shown as Figure 4) uses fixed point variables to compatible with the ZedBoard.

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>




Figure 4: Subsystem of distortion

MATLAB needs an HDL tool for creating HDL codes. The HDL tool must be setup in MATLAB project's folder for that reason. In order to do that, the code in below must be entered in command window of MATLAB. It is used Xilinx ISE for HDL code generation and tool path shows where Xilinx ISE's location is in the PC that we made the experiment.

```
hdlsetuptoolpath('ToolName', 'Xilinx ISE', 'ToolPath',  
'D:\Programlar\Xilinx\14.7\ISE_DS\ISE\bin\nt\ise.exe')
```

The HDL Coder can be used after that stages. To generate HDL code, right click on distortion block and enter HDL Workflow Advisor. A new window opens that shows what must be done before the generate HDL code. Input parameters must be entered shown as in Figure 5. After that, Coprocessing – blocking should be selected as the processor/FPGA synchronization. AXI4-Lite is selected automatically as platform interface. Also addresses of input and output ports can be selected at this stage. Our effect uses x"100" as input and x"104" as output, which names are Fin and Fout, respectively. HDL code is created as VHDL and there is no pipeline process for now to get better latency results. We will focus on that in next stages. The HDL code can be generated if all tasks have run without an error.

Input Parameters

Target workflow: IP Core Generation

Target platform: Generic Xilinx Platform Launch Board Manager

Synthesis tool: Xilinx ISE Tool version: 14.7 Refresh

Family: Zynq Device: xc7z020

Package: clg484 Speed: -1

Project folder: hdl\_prj Browse...

Figure 5: Set Target Device and Target Tool

## 3.2.2. IP Packaging

IP packaging process has done in Vivado 2015.1. The changes in the packaging step are related with ports and interfaces, and memory. Vivado provides Auto Infer Interface chooser. AMBA AXI Interface (aximm) was selected in that stage in order to create IP compatible with AXI Interface. In the memory part one register has been used and range of that register was changed to 32. Packaging process has finished when click the Package IP button on review and package section.

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

## 3.2.3. Adding IP to the Design




Figure 6: IP Block of Distortion Effect

An IP repository must be added to Vivado before adding the IP. Any IP can be added in selected repository. These processes are made in IP Catalog Settings. These repository and IP folders were already created in IP packaging process. After adding IP from IP repository, IP can be viewed in UserIP folder in IP Catalog. Now, our custom sound effect IP can be implemented to our Zynq device design. We added the Distortion IP to our design as shown in Figure 7. Designer Assistance is available for make connections, but two connections must be done manually which can be shown in Figure 7. When Distortion IP added to design first time, IPCORE\_CLK and IPCORE\_RESETN connections were

not done because of we did not define in the packaging. Therefore, IPCORE\_CLK must be connected to AXI4\_Lite\_ACLK and IPCORE\_RESETN must be connected to AXI4\_Lite\_RESETN. Finally, our custom IP is ready to use. We can generate bitstream in this stage. Last thing that we need to do is edit software part for use. Detailed design figure can be found in src/complete\_design.png in the archive file.




Figure 7: Design of LowLAG with Distortion IP Block



# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

## 3.2.4. Internal Structure of Distortion IP Block

Distortion IP is created in Simulink and converted to the VHDL code to implementing it on an FPGA system as mentioned before. This subsection is about how distortion IP block is working. Figure 8 represents the sub block design of the distortion IP block.

Distortion IP block has a top module named `distortion_ip`. This top module consists of the other modules that are gray colored in the Figure 8. It is designed compatible with the AXI-Lite interface. This interface is managed from `distortion_ip_axi_lite` module. Sub module `distortion_ip_addr` decodes the addresses to get data from registers and `distortion_ip_axi_lite_module` controls the all signals with according to AXI-Lite interface.

The main part for the distortion operation is made in `distortion_ip_dut` module. This module contains two other sub modules named `distortion_ip_src` and `distortion_ip_tc`. These modules operate the processes that are defined in the Simulink model such as gain, saturation and addition. HDL Coder is adjusted the all bit lengths according to our design that are defined also in the Simulink model. `Fin` and `Fout` (input and output ports of distortion block) are connected with the `distortion_ip_axi_lite` module. The audio signal is decoded in `distortion_ip_axi_lite` and transmitted to the `distortion_ip_src` with `write_Fin` signal. This module processes the audio and gives an output signal named `Fout_sig`. This signal goes to `distortion_ip_axi_lite` back. These processes are done in the register transfer level which gave more speed compared to software.

The last part of the distortion IP is `distortion_ip_cop` module. It controls the signals for the existing modules such as determining of which module is going to use a signal. All of the modules are worked with same clock rate and reset. Port size of each module is also shown in the Figure 8.




Figure 8: Sub block design of distortion IP

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

This design is generated from HDL Coder. All the detail that is done in the Simulink model is transferred to VHDL code. In this way, the audio signal processing is done in the register level on hardware, which gives the acceleration of the process time. The desired latency values are obtained with that hardware acceleration while still using the software for changeable operations.

### 3.3. Prepare Software in SDK

When bitstream is generated that must be exported to SDK include bitstream. New empty application project must be created with new board support package and new repositories must be added to project in Tools > Repositories window. New custom IP's can be shown in the BSP's Settings on system.mss file.

Driver files (that named distortion\_addr.h and audio.h) must be imported to design to use custom IP and audio blocks. We wrote the distortion\_addr.h like below as we designed in the HDL Coder part. These addresses can be found in the HDL Coder's summary report.

---

*distortion\_addr.h*

---

This file is changed for the distortion IP and its addresses that is used.

```
#define IPCore_Reset_distortion    0x0  //write 0x1 to bit 0 to reset IP core
#define IPCore_Enable_distortion  0x4  //enabled (by default) when bit 0 is 0x1
#define IPCore_Strobe_distortion  0x8  //write 1 to bit 0 after write all input data
#define IPCore_Ready_distortion   0xC  //wait until bit 0 is 1 before read output data
#define IPCore_Timestamp_distortion 0x10
#define Fin__Data_distortion       0x100 //data register for port Fin
#define Fout__Data_distortion      0x104 //data register for port Fout
```

Also, source files of application (adventures\_with\_ip.c, adventures\_with\_ip.h, audio.c, ip\_functions.c) imported into the project from source files of Zynq Book Tutorial.

The changes we made in the codes can be shown below.

---

*adventures\_with\_ip.c*

---

These changes were made for UART console information.

```
xil_printf("LowLAG Demo\r\n ");
xil_printf("Enter a letter from the keyboard: \r\n's' to stream clean audio, \r\n'f' to
distortion when pressed any button, \r\n'd' to distorted audio continuously.\r\n ");

case 'f':
    xil_printf("ENTERING DISTORTION OPERATION\r\n");
    xil_printf("Press 'q' to return to the main menu\r\n");
    distortion();
```

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

```
        break;
case 'd':
    xil_printf("ENTERING CONTINUOUS DISTORTION OPERATION\r\n");
    xil_printf("Press 'q' to return to the main menu\r\n");
    distortion();
    break;
```

---

*adventures\_with\_ip.h*

---

These definitions give us more readable codes. It takes the address values from distortion\_addr.h and xparamaters.h header files.

```
#include "distortion_addr.h"

void distortion();

#define DIST_LOC XPAR_DISTORTION_IP_0_BASEADDR
#define DIST_FIN DIST_LOC + Fin__Data_distortion
#define DIST_FOUT DIST_LOC + Fout__Data_distortion
#define DIST_STROBE DIST_LOC + IPCore_Strobe_distortion
XTime tStart, tEnd, tStartPrev;
double ElapsedTimeDistortion;
```

---

*ip\_functions.c*

---

This section is the main difference for the software part. That makes the connection between PS and PL parts that is necessary for using Distortion IP.

```
/* ----- */
/*                               distortion()                               */
/* ----- */
/* This function performs distortion effect. It takes the audio from input and */
/* gives an output that is mix of original audio and distorted audio together */
/* when any button is pressed, otherwise the original audio will be streamed. */
/* This processes are done in PL part with created custom IP named Distortion */
/* IP. The input and output audio are provided by audio codec.                */
/* This function is also gives a result to the terminal about how much clock   */
/* cycle and time passed while operation is done. It uses TTC timer from Zynq */
/* device. The variables are stored in the adventures_with_ip.h in order to   */
/* access timer values from all files in the software.                        */
/* The main menu can be accessed by entering 'q' on the keyboard.             */
/* ----- */
void distortion(){
    u32 in_left, in_right, out_left, out_right, prevL, prevR;

    while (!XUartPs_IsReceiveData(UART_BASEADDR)){
        XTime_GetTime(&tEnd);           //End time
        tStartPrev = tStart;           //Keep first start time
```

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

```
XTime_GetTime(&tStart);          //Take new start time
// Read audio input from codec
in_left = Xil_In32(I2S_DATA_RX_L_REG);
in_right = Xil_In32(I2S_DATA_RX_R_REG);

/* ----- *
 * ----- LEFT CHANNEL ----- *
 * ----- */
if(in_left != prevL) /* New left sample? */
{
    /* Define the signal in new variable. */
    out_left = in_left;

    Xil_Out32(DIST_FIN, out_left >> SCALE); // Input of distortion
    Xil_Out32(DIST_STROBE, 0x01);           // Strobe distortion to signal
                                           inputs are finished

    /* If any button is pressed */
    if(XGpio_DiscreteRead(&Gpio, BUTTON_CHANNEL)>0){

        /* Wait until output data is ready */
        out_left = (Xil_In32(DIST_FOUT) << (SCALE-1));
        // Output distorted audio
    }

    /* Output audio to the codec */
    Xil_Out32(I2S_DATA_TX_L_REG, out_left);
}

/* ----- *
 * ----- RIGHT CHANNEL ----- *
 * ----- */
if(in_right != prevR) /* New right sample? */
{
    /* Define the signal in new variable. */
    out_right = in_right;

    Xil_Out32(DIST_FIN, out_right >> SCALE); // Input of distortion
    Xil_Out32(DIST_STROBE, 0x01);           // Strobe distortion to
                                           signal inputs are finished

    /* If any button is pressed */
    if(XGpio_DiscreteRead(&Gpio, BUTTON_CHANNEL)>0){
        out_right = (Xil_In32(DIST_FOUT) << (SCALE-1));
        // output filtered audio
    }

    /* Output audio to the codec */
    Xil_Out32(I2S_DATA_TX_R_REG, out_right);
}

/* Update previous input values */
prevL = in_left;
prevR = in_right;

// Write audio output to codec
Xil_Out32(I2S_DATA_TX_L_REG, in_left);
Xil_Out32(I2S_DATA_TX_R_REG, in_right);
```

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

```
}

/* If input from the terminal is 'q', then return to menu.
 * Else, continue streaming. */
if(XUartPs_ReadReg(UART_BASEADDR, XUARTPS_FIFO_OFFSET) == 'q') {
    /* print the timer results to the terminal.
    * tEnd - tStartPrev =>
    * take start time and finish the process, then take the end time beginning of
    the function. */
    printf("* Output took %llu clock cycles.\n", 2*(tEnd - tStartPrev));
    ElapsedTimeDistortion = 1.0 * (tEnd - tStartPrev) / (COUNTS_PER_SECOND);
    printf("* Output took %.9f s.\n", ElapsedTimeDistortion);
    menu();
}
else distortion();
} // distortion()
```

## 3.4. Physical Setup

In that section, PL and PS parts are ready to go. ZedBoard can be connect to the PC with UART and JTAG. Furthermore, 3.5 mm audio jacks must be plugged. The input port that we used is line in and output port that we used is headphone. The application can be used now.

## 4. Empirical Results

As a result, a design was created for the application. This created design is designed to apply distortion effect to the incoming sound. As a result of this design, an application that gives the effect applied sound is created and tried. As a result of the application, it was checked whether the distortion effect was applied successfully and the length of time between the sound input and output which is called latency the during application. Various observations were made in order to minimize the delay for sound effect applications, which is the main purpose of this project. Successful application of sound and delay, which is the main criterion for the success of the project, has been observed successfully. While making these observations, the following steps were taken.

The created sound effect design was first run on MATLAB & Simulink. It was observed that effects were successfully applied to the input sound. However, in this experiment, it was seen that there was a delay which noticeable by ear between the sound input and the output of the effect sound. The size of this delay was at a level that would cause problems in terms of implementation. The amount of delay, which is the difference between the input and output sound, was observed as follows. While the sound effect application was working on MATLAB & Simulink, the input and output sound was analyzed in detail during the time domain with DirectSound as input and output driver. The results obtained were noted in




Figure 9: Input and Output in a Single WAV file for DirectSound Driver

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

the Table 1 and spectrum of one of the recorded audio file is shown below in Figure 9. Furthermore, the best audio latency results for our computer (Intel i7 7700HQ processor) with ASIO4ALLv2 driver without a sound effect is shown in Figure 10.

Input Time of Sound	Output Time of Sound	Samples Per Frame	Buffer Size	Latency(ms)
04.852	05.057	1024	-	205
01.502	01.641	128	128	139
01.989	02.189	1024	128	200

Table 1: Latency on MATLAB & Simulink Environment with Various Conditions




Figure 10: The best latency values with ASIO4ALLv2

To minimize this delay, the application was tried to run on other platforms.

Also, profiling operation was done for the Simulink model to get more clear results for the test solutions. This profiling was done with ASIO4ALL driver with 512 buffer size and different sample size for

## Function List

Name	Time	Time/call	Self time
<a href="#">simulate(distortion_v4_1_saturation)</a>	6.21875000	100.0%	1 6.218750000000 0.00000000 0.0%
<a href="#">simulationPhase</a>	5.70312500	91.7%	1 5.703125000000 0.71875000 11.6%
<a href="#">distortion_v4_1_saturation.Outputs.Major</a>	4.98437500	80.2%	3446 0.001446423389 0.03125000 0.5%
<a href="#">distortion_v4_1_saturation/Audio Device Reader (S-Function.Outputs.Major)</a>	4.10937500	66.1%	3446 0.001192505804 4.10937500 66.1%
<a href="#">distortion_v4_1_saturation/Audio Device Writer (S-Function.Outputs.Major)</a>	0.79687500	12.8%	3446 0.000231246373 0.79687500 12.8%
<a href="#">compileAndLinkPhase</a>	0.28125000	4.5%	1 0.281250000000 0.28125000 4.5%
<a href="#">distortion_v4_1_saturation.SetupRunTimeResources</a>	0.20312500	3.3%	1 0.203125000000 0.00000000 0.0%
<a href="#">initializationPhase</a>	0.20312500	3.3%	1 0.203125000000 0.00000000 0.0%
<a href="#">distortion_v4_1_saturation/Audio Device Reader (S-Function.SetupRunTimeResources)</a>	0.10937500	1.8%	1 0.109375000000 0.10937500 1.8%
<a href="#">distortion_v4_1_saturation/Audio Device Writer (S-Function.SetupRunTimeResources)</a>	0.09375000	1.5%	1 0.093750000000 0.09375000 1.5%

Figure 11: Simulink profiling for sample size = 64

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

the given input from microphone. The test computer has Intel 7700HQ processor and Realtek High Definition Audio driver. Its version is 6.0.1.8142 and audio codec is ALC269 at 44.1 kHz. Time/call represents the latency of a process for one sample package of audio signal. We tried to describe how we find this latency value for Simulink block from profiling results below, in briefly.

$$latency = input\ latency + distortion\ block\ latency + output\ latency$$

The test results for Simulink profiling was calculated with addition of processing time of using blocks. The results can be found in the test\_results/simulink\_profiling folder. An example profiling result is given in Figure 11 and the latency values for Simulink model can be shown in Table 2.

Samples Per Frame	Buffer Size	Latency (ms)
64	512	2.8
128	512	5.6
256	512	11.1
512	512	22.3
1024	512	47.1

Table 2: Results for Simulink model with ASIO4ALL v2 driver

We need to say that the result for with sample size equal to 64 is good for human ear to do not detect the latency, but the fact is that sound was interrupted because of its sample size is too small and capability of processor is not enough to do this. It is not a solution that is usable. Other results have not any problem like interrupted audio.

For this reason, our application has been transformed to run on Zynq device, System on Chip application card, which has the opportunity to design hardware and software together to speed up the sound effect design we designed. As a result of the trials, it was observed that the effect was successfully applied in the distortion output sound. Another criterion which is minimum delay was observed to be too low to be noticed by the ear. A detailed measurement was made to calculate the delay with the TTC Timer module. First of all, TTC timer is started before the beginning of distortion() function and finished the beginning of other sample of the distortion() function. Previous start time is saved, and new start time is started. Elapsed time calculation is made with the previous start time and end time. This method can be used because Distortion IP is run in a while loop. This operation is illustrated in Figure 12. The code used




Figure 12: Representation of timer signals

# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen


Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

with TTC timer can be seen below and result for LowLAG on the ZedBoard are shown as below in Figure 13.

```
XTime_GetTime(&tStart);
distortion();
XTime_GetTime(&tEnd);
xil_printf("Output took %llu clock cycles.\n", 2*(tEnd - tStart));
ElapsedTime = 1.0 * (tEnd - tStart) / (COUNTS_PER_SECOND);
xil_printf(" Output took %.9f s.\n", ElapsedTime);
```



```
COM5 - PuTTY
Entering Main...
ADAU1761 configured.
GPIO peripheral configured.

LowLAG Demo
Enter a letter from the keyboard:
's' to stream clean audio,
'f' to distortion when pressed any button,
'd' to distorted audio continuously.
-----
STREAMING AUDIO
Press 'q' to return to the main menu

LowLAG Demo
Enter a letter from the keyboard:
's' to stream clean audio,
'f' to distortion when pressed any button,
'd' to distorted audio continuously.
-----
ENTERING DISTORTION OPERATION
Press 'q' to return to the main menu
* Output took 674 clock cycles.
* Output took 0.000001011 s.
```

Figure 13: Output of UART connection and elapsed time results for distortion() function.

Link to YouTube video: <https://youtu.be/LDZnz3VPQfw>

## 5. Conclusion

Our main goal in the LowLAG project is to minimize the latency in sound effect applications. We know that sound effect applications are used by many users today in many areas. One of the biggest criteria for tool selection in users is the latency during implementation. In our project, we will use the Zynq 7000 ZedBoard, which has the opportunity to make hardware/software co-design on SoC to minimize these latencies. LowLAG guarantee users a smooth experience in sound effect applications. With the LowLAG, it is aimed that the delay in sound effect applications will be too low to be noticed by the human ear. In this way, it is our expectation in this project to have a sound effect application that will be preferred by many users in the music industry, which is very wide.

We provided 3 different latency values in the empirical results section. The results that belong to DirectSound effect is not acceptable values for use an effect. Because of that, we did not consider these



# Open Hardware 2020 Design Contest – LowLAG Project Report

Yunus Emre Esen

Yunus Kalkan

Team Name: Double Y

<https://github.com/powerstttt/LowLAG>

results to compare. On the other hand, the best latency values for ASIO4ALL v2 driver did not consider, because we want to compare with real results. In order to do that, we compared our results with the latency values that are obtained from Simulink model profiling with ASIO4ALL v2 driver.

The results showed us, ***LowLAG decreased the latency for Distortion IP from 2.8 milliseconds to 1011 nanoseconds.*** 2769 times speedup has provided on audio latency with LowLAG on ZedBoard.

This application can be implemented for other sound effects. Instead of writing low level code with HDL, it is possible to make high level design for a sound effect on Simulink and that design can be realized on ZedBoard. If you want to accelerate a sound effect, that can be your own design on Simulink, you can use this method that we made with LowLAG.

In the future, we want to create new designs for other sound effects and realize them with pipelined version to get better results.

## References

- [1] IFPI Global Music Report 2019, [Online] <https://www.ifpi.org/news/IFPI-GLOBAL-MUSIC-REPORT-2019> [Accessed 30 06 2020].
- [2] Juillerat, Mueller, Schubiger, REAL-TIME, LOW LATENCY AUDIO PROCESSING IN JAVA, Proceeding of the International Computer Music Conference, 2007.
- [3] Udo Zölzer, DAFX: Digital Audio Effects Udo Zölzer, Library of Congress Cataloguing-in-Publication Data, Second Edition e-PDF ISBN 978-1-119-99130-4
- [4] Uwe Meyer-Bäse, Digital Signal Processing with Field Programmable Gate Arrays, Signals and Communication Technology. Springer-Verlag, Berlin, Heidelberg, New York, 2 edition, 2007, ISBN-13 978-3540211198
- [5] Markus Pfaff, David Malzner, Johannes Seifert, Johannes Traxler, Horst Weber, Gerhard Wiend, IMPLEMENTING DIGITAL AUDIO EFFECTS USING A HARDWARE/SOFTWARE CO-DESIGN APPROACH, FH-ÖÖ/Hagenberg, Dept. HSS Softwarepark 11, A-4232 Hagenberg/Austria
- [6] Kyungjin Byun, Young-Su Kwon, Seongmo Park, and Nak-Woong Eum, Digital Audio Effect System-on-a-Chip Based on Embedded DSP Core
- [7] [Online] [www.zedboard.org](http://www.zedboard.org) [Accessed 30 06 2020].
- [8] Louise H. Crockett, Ross A. Elliot, Martin A. Enderwitz, Robert W. Stewart, The Zynq Book, 1st Edition