


# Analysis and Optimization of Dynamic Voltage and Frequency Scaling for AVX Workloads Using a Software-Based Reimplementation

Yussuf Khalil | 25 September 2019



Yussuf Khalil

Motivation

Analysis

**Future Work** 

## **Motivation**



- AVX: modern vector processing extension for x86 processors
- Intel CPUs reduce clock frequency when executing AVX code
- Lowered frequencies retained after last AVX instruction
  - ⇒ negative impact on performance in heterogeneous workloads



Yussuf Khalil

Motivation

Idea

Analysis

Reimplementation

Evaluation

Future Work

Conclusion

## **Motivation**



- AVX: modern vector processing extension for x86 processors
- Intel CPUs reduce clock frequency when executing AVX code
- Lowered frequencies retained after last AVX instruction
  - $\Rightarrow\,$  negative impact on performance in heterogeneous workloads




Figure: nginx throughput with different ChaCha20-Poly1305 implementations<sup>1</sup>

<sup>&</sup>lt;sup>1</sup>Vlad Krasnov. *On the dangers of Intel's frequency scaling*. 2017. URL: https://blog.cloudflare.com/on-the-dangers-of-intels-frequency-scaling/.

## ldea



Yussuf Khalil

Idea

Analysis

Motivation

Frequency switches are costly

⇒ wait before raising frequency after AVX execution

What if we could predict when AVX code will be executed again?

## Idea



Yussuf Khalil

Motivation

Idea

Analysis

Reimplementation

Evaluatior

Future Work

Conclusion

Frequency switches are costly

⇒ wait before raising frequency after AVX execution

What if we could predict when AVX code will be executed again?

Could we raise the frequency earlier and improve performance during scalar phases?

Similar approaches are used for device power management

Try different reclocking algorithms!

## Idea



Yussuf Khalil

Idea

Analysis

Motivation

Frequency switches are costly

⇒ wait before raising frequency after AVX execution

What if we could predict when AVX code will be executed again?

 Could we raise the frequency earlier and improve performance during scalar phases?

Similar approaches are used for device power management

Try different reclocking algorithms!

## Idea



Yussuf Khalil

Motivation

Idea

Analysis

Reimplementation

Evaluation

**Future Work** 

- AVX reclocking is controlled solely by CPU itself
  - We can not modify the hardware
    - But we can (mostly) disable automatic reclocking
  - ⇒ reimplement algorithm in software
    - Allows to derive and test alternative algorithms
    - Needed to measure overhead of approach
- Intel only provides vague description of algorithm<sup>2</sup>
  - Downclocking after ≤ 500 μs
  - Upclocking after 2 ms
  - Two AVX frequency levels ("turbo licenses")
  - ⇒ need to analyze what processors really do to create reimplementation

<sup>&</sup>lt;sup>2</sup> Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel Corporation. Apr. 019.

## Idea



Yussuf Khalil

Motivation

Idea

Analysis

Reimplementation

Evaluatior

Future Work

Conclusion

AVX reclocking is controlled solely by CPU itself

We can not modify the hardware

But we can (mostly) disable automatic reclocking

⇒ reimplement algorithm in software

Allows to derive and test alternative algorithms

Needed to measure overhead of approach

Intel only provides vague description of algorithm<sup>2</sup>

■ Downclocking after  $\leq 500 \, \mu s$ 

Upclocking after 2 ms

Two AVX frequency levels ("turbo licenses")

 $\Rightarrow$  need to analyze what processors really do to create reimplementation

<sup>&</sup>lt;sup>2</sup> Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel Corporation. Apr. 2019.

## Methodology



Yussuf Khalil

Motivation

We want to find out

- when exactly a core will reduce or raise its frequency,
- how long it needs to do that,
- and whether Intel's description is correct and complete.

How can we measure that?

- Use performance counters
- Run synthetic code snippets designed to trigger specific behavior

Analysis

Reimplementation

......

Evaluation

Future Work

## Methodology



Yussuf Khalil

Motivation

We want to find out

when exactly a core will reduce or raise its frequency,

how long it needs to do that.

and whether Intel's description is correct and complete.

How can we measure that?

Use performance counters

Run synthetic code snippets designed to trigger specific behavior

Analysis

## **Framework**



Yussuf Khalil

Motivation

Linux kernel module

configures Performance Monitoring Unit (PMU)

handles interrupts

User-space program

instructs kernel component

conducts measurements

Analysis

Reimplementatio

Evaluation

Future Work

## **Measurement Modes**



Downclocking

AVX

Yussuf Khalil

Motivation


Idea

Analysis

Reimplementation

Evaluation

Future Work



## **Measurement Modes**



Upclocking

Yussuf Khalil

Motivation

dea


■ AVX

Analysis

Reimplementation

Evaluation

Future Work



## **Measurement Modes**



**Throttle Activation** 

Yussuf Khalil

Motivation

Idea


Analysis

Reimplementation

Evaluation

Future Work





## **Measurement Modes**

Level 0

Level 1

measure

(a) Level 1



**Trigger Instructions** 

Yussuf Khalil


Motivation

**AVX** 

Scalar

Analysis

Reimplementation



## **Findings**



Yussuf Khalil

Coarse behavior (Intel Core i9-7940X):

Throttle out-of-order engine after first AVX instruction

**②** Switch to frequency level 1, needs  $\approx$  25  $\mu$ s

 $\$  Switch to frequency level 2 (only heavy AVX-512 instructions),  $\approx$  27 μs

**4** Return to baseline frequency  $\frac{2}{3}$  ms after last AVX instruction

In contrast, Intel claims

downclocking takes "up to 500 μs'

upclocking after 2 ms

Motivation

. .

Analysis

Reimplementation

Evaluation

Future Work

## **Findings**



Yussuf Khalil

Motivation

Coarse behavior (Intel Core i9-7940X):

- Throttle out-of-order engine after first AVX instruction
- Switch to frequency level 1, needs  $\approx$  25 µs
- Switch to frequency level 2 (only heavy AVX-512 instructions),  $\approx$  27 µs
- Return to baseline frequency  $\frac{2}{3}$  ms after last AVX instruction

In contrast, Intel claims

- downclocking takes "up to 500 us"

upclocking after 2 ms

Analysis

## **Interesting Outlier**



Yussuf Khalil

Motivation


Idea

Analysis

Reimplementation

Evaluation

Future Work



- Heavy AVX-512 instructions *sometimes* need up to  $\frac{4}{3}$  ms to return from level 1
- We do not have an explanation for this

## Analysis and Optimization of 256 bit vs. 512 bit



Yussuf Khalil

Motivation

**AVX DVFS** 


Idea

Analysis

Reimplementation

Evaluation

Future Work



- 512-bit instructions always trigger frequency reductions after first instruction
- 256-bit ones exhibit high variance in the amount of required operations (shown above)

## Design



Yussuf Khalil

Motivation

Idea

Analysis

Reimplementation

Evaluation

Future Work

- Modify intel\_pstate Linux driver
  - intel\_pstate manages core frequency
- Introduce virtual AVX frequency levels similar to hardware levels
- Use performance counters to measure executed AVX instructions
  - Only available for floating-point

Analysis and Optimization of

## **Algorithm**



AVX DVFS Yussuf Khalil

Motivation

Interrupt after first 512-bit instruction

Switch to level 1 frequency

Measure instruction throughput in 100 µs intervals


If higher than one per cycle: switch to level 2

Raise frequency after 666 µs with no 512-bit instructions

Analysis

Reimplementation

**Future Work** 



8. Keep executing scalar instructions

2. Execute single

AVX instruction

4. Keep executing AVX instructions

6 Execute AVX then scalar

User-space

Reimplementation

KIT - The Research University in the Helmholtz Association

25 September 2019

15/22

## **Oracle Mechanism**



Yussuf Khalil

Motivation

Idea

Analysis

Reimplementation

Evaluatio

**Future Work** 

- Want to find theoretical limit for optimized algorithms
  - ⇒ implement oracle mechanism
- System call API to tell reimplementation when to switch frequency levels
- Synthetic workload with scalar and vector phases
  - $\Rightarrow$  scalar phases of about  $\frac{2}{3}$  ms expose worst case
    - hardware's worst case is best case for oracle
  - Count iterations in each phase

## Reimplementation



Yussuf Khalil

Motivation

Idea

Analysis

Reimplementation

Evaluation

Future Work

- Need to evaluate correctness and quality of reimplementation
  - $\Rightarrow\,$  use analysis framework, compare with hardware results
- Analysis framework and reimplementation both use performance monitoring
  - ⇒ modify analysis kernel module and reimplementation to work together
- Measure performance overhead

## **Model Accuracy**



Yussuf Khalil

Motivation

Idea

Analysis

Reimplementation

Evaluation

**Future Work** 

- Downclocking to level 1 works as expected
- Reaching level 2 takes  $\approx$  104  $\mu$ s
  - unlike the hardware, we can measure throughput only over time
- Upclocking after 666 µs as designed
  - however, up to 100 μs more possible due to limited measurement accuracy

## **Overhead and Oracle Performance**



AVX phase (200 ms)



Motivatio


Idea

Analysis

Reimplementation

#### Evaluation

**Future Work** 



- $\blacksquare$  Reimplementation is  $\approx$  1 % slower in AVX phases
- Oracle yields same performance as hardware

## **Overhead and Oracle Performance**



Scalar phase (666 µs)

Yussuf Khalil

Motivation


Idea

Analysis

Reimplementation

Evaluation

Future Work



- Reimplementation  $\approx$  2 % slower
- $\bullet$  Oracle gives  $\approx$  8 % median performance increase (99th percentile: 15 %)

## **Future Work**



Yussuf Khalil

Motivation

Implement alternative reclocking algorithms

Take ideas from power management

More analysis

Other processors (Haswell, Icelake)

SMT

Instruction mixtures

Reverse engineer AVX frequency offset configuration

Analysis

## Conclusion



Yussuf Khalil

Motivation

Idea

Analysis

Reimplementation

Evaluation

Future Work

Conclusion

Performance of workloads with scalar and vector phases suffers from AVX reclocking

- We want to find improvements to the reclocking behavior
- Intel's claims about the algorithm are not accurate
- Improvements for heterogeneous workloads are theoretically possible
  - up to 15 % performance increase
- Possibilities for software reimplementation are limited
  - Still a potentially promising approach
  - Improvements likely possible