CH-5: Combinational Logic Design Cases

Contemporary Logic Design

YONSEI UNIVERSITY

Fall 2016

Combinational Logic Design EXs

- General design procedure
- Case studies
 - BCD to 7-segment display controller
 - logical function unit
 - process line controller
 - calendar subsystem
- Arithmetic circuits
 - integer representations
 - addition/subtraction
 - arithmetic/logic units

General Design Procedure for Comb-Logic

1. Understand the problem

- what is the circuit supposed to do?
- write down inputs (data, control) and outputs
- draw block diagram or other picture
- 2. *Formulate the problem* using a suitable design representation
 - truth table or waveform diagram are typical
 - may require <u>encoding</u> of symbolic inputs and outputs

3. Choose implementation target


- ROM, PAL, PLA
- mux, decoder and OR-gate
- discrete gates


4. Follow implementation procedure

- K-maps for two-level, multi-level
- design tools and hardware description language (e.g., Verilog)

BCD to 7-Segment Display Controller

- Understanding the problem
 - input is a 4 bit bcd digit (A, B, C, D)
 - output is the <u>control signals</u>
 for the display (7 outputs C0 C6)
- Block diagram






Formalize the Problem

- Truth table
 - show don't cares
- Choose implementation target
 - if ROM, we are done
 - don't cares imply PAL/PLA may be attractive
- Follow implementation procedure
 - minimization using K-maps

Α	В	С	D	C0	C1	C2	C3	C4	C5	C6
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1
1	0	1	_	_	_	_	_	_	_	_
1	1	_	_	_	_	_	_	_	_	_


Implementation as Minimized S-o-P


15 unique product terms when minimized individually




Implementation as Minimized S-o-P


- Can do better
 - 9 unique product terms (instead of 15)
 - share terms among outputs
 - each output not necessarily in minimized form







PLA Implementation



PAL vs. Discrete Gate Implementation

- Limit of 4 product terms per output
 - decomposition of functions with larger number of terms
 - do not share terms in PAL anyway
 (although there are some with some shared terms)
 C2 = B + C' + D

$$C2 = B' D + B C' D + C' D' + C D + B C D'$$

$$C2 = B' D + B C' D + C' D' + W \longrightarrow$$
 need another input and another output $W = C D + B C D'$

- Decompose into multi-level logic (hopefully with CAD support)
 - find common sub-expressions among functions

Logical Function Unit


- Multi-purpose function block
 - 3 control inputs to specify operation to perform on operands
 - 2 data inputs for operands
 - 1 output of the same bit-width as operands

C0	C1	C2	Function	Comments	
0	0	0	1	always 1	
0	0	1	A + B	logical OR	2 control innuitor C0 C1 C2
0	1	0	(A • B)'	logical NAND	3 control inputs: C0, C1, C2
0	1	1	A xor B	logical xor	2 data inputs: A, B
1	0	0	A xnor B	logical xnor	1 output: F
1	0	1	A • B	logical AND	
1	1	0	(A + B)'	logical NOR	
1	1	1	0	always 0	

Formalize the Problem

_C0	C1	C2	Α	В	F
0	0	0	0	0	F 1 1 1 1 1 1 1
0	0	0	0	1	1
0	0	0	1	0	1
_0	0	0	1	1	1
0	0	1	0	0	0 1 1
0	0	1	0	1	1
0	0	1	1	0	1
0	0	1	11	1	1
0	1	0	0	0	1 1 1 1 0
0	1	0	0	1	1
0	1	0 0	1	0	1
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	0	1	0 1 1
0	1	1	1	0	1
0	1	1	1	1	0
1	0	0	0	0	0 1 0 0
1	0	0	0	1	0
1	0	0	1	0	0
_1	0	0	1	1	1
1	0	1	0	0	0 0
1	0	1	0	1	0
1	0	1	1	0	0
	0	1	1	1	1
1 1 1	1 1	0	0		1 1 0
1	1	0	0	0 1	0
1	1	0	1	0	0
1	1		1	1	0
1	1	0 1	0	0	0
1	1	1	0	1	0
1	1	1	1	0	0
1	1	1	1	1	0

choose implementation technology 5-variable K-map to discrete gates multiplexor implementation




Production Line Control

- Rods of varying length (+/-10%) travel on conveyor belt
 - mechanical arm pushes rods within spec (+/-5%) to one side
 - second arm pushes rods too long to other side
 - rods that are too short stay on belt
 - 3 light barriers (light source + photocell) as sensors
 - design combinational logic to activate the arms
- Understanding the problem
 - inputs are three sensors
 - outputs are two arm control signals
 - assume sensor reads "1" when tripped, "0" otherwise

call sensors A, B, C

Sketch of Problem

- Position of sensors
 - ♦ A to B distance = specification 5%
 - ◆ A to C distance = specification + 5%



Formalize the Problem

- Truth table
 - show don't cares

Α	В	С	Function
0	0	0	do nothing
0	0	1	do nothing
0	1	0	do nothing
0	1	1	do nothing
1	0	0	too short
1	0	1	don't care
1	1	0	in spec
1	1	1	too long

logic implementation now straightforward just use three 3-input AND gates

"**too short**" = AB'C' (only first sensor tripped)

"*in spec*" = A B C' (first two sensors tripped)

"*too long*" = A B C (all three sensors tripped)


Calendar Subsystem

- Determine <u>number of days in a month</u> (to control watch display)
 - used in controlling the display of a wrist-watch LCD screen
 - inputs: month, leap year flag
 - outputs: number of days
- Use software implementation to help understand the problem

```
integer number of days ( month, leap year flag)
     switch (month) {
          case 1: return (31);
          case 2: if (leap year flag == 1)
                      then return (29)
                      else return (28);
          case 3: return (31);
                4: return (30);
          case
                5: return (31);
          case
          case 6: return (30);
          case 7: return (31);
          case 8: return (31);
                9: return (30);
          case 10: return (31);
          case 11: return (30);
          case 12: return (31);
          default: return (0);
```

Formalize the Problem

- Encoding:
 - binary number for month: 4 bits
 - 4 wires for 28, 29, 30, and 31
 one-hot only one true at any time
- Block diagram:



month	leap	28	29	30	31
0000	_ [-	_	_	_
0001	_	0	0	0	1
0010	0	1	0	0	0
0010	1	0	1	0	0
0011	_	0	0	0	1
0100	_	0	0	1	0
0101	_	0	0	0	1
0110	_	0	0	1	0
0111	_	0	0	0	1
1000	_	0	0	0	1
1001	_	0	0	1	0
1010	_	0	0	0	1
1011	_	0	0	1	0
1100	_	0	0	0	1
1101	_	_	_	_	_
111-	_	_	_	_	_

Choose Implementation Target & Mapping

Discrete gates

Can translate to S-o-P or P-o-S

month	leap	28	29	30	31
0000	_	_	_	_	_
0001	_	0	0	0	1
0010	0	1	0	0	0
0010	1	0	1	0	0
0011	_	0	0	0	1
0100	_	0	0	1	0
0101	_	0	0	0	1
0110	_	0	0	1	0
0111	_	0	0	0	1
1000	_	0	0	0	1
1001	_	0	0	1	0
1010	_	0	0	0	1
1011	_	0	0	1	0
1100	_	0	0	0	1
1101	_	_	_	_	_
111-	_	_	_	_	_

Leap Year Flag

- Determine value of leap year flag given the year
 - For years after 1582 (Gregorian calendar reformation),
 - leap years are <u>all the years divisible by 4</u>,
 - except that years divisible by 100 are not leap years,
 - but years divisible by 400 are leap years.
- Encoding the year:
 - binary easy for <u>divisible by 4</u>,
 but difficult for 100 and 400 (not powers of 2)
 - ◆ BCD easy for 100, but more difficult for 4, what about 400?
- Parts:
 - construct a circuit that determines if the year is divisible by 4
 - construct a circuit that determines if the year is divisible by 100
 - construct a circuit that determines if the year is divisible by 400
 - combine the results of the previous three steps to yield the leap year flag

Activity: Divisible-by-4 Circuit

Divisible-by-100 and Divisible-by-400

Divisible-by-100 just requires checking that all bits of two low-order digits are all 0:

```
YT8' YT4' YT2' YT1' • YO8' YO4' YO2' YO1'
```

 Divisible-by-400 combines the divisible-by-4 (applied to the thousands and hundreds digits) and divisible-by-100 circuits


```
(YM1' YH2' YH1' + YM1 YH2 YH1')
```

• (YT8' YT4' YT2' YT1' • YO8' YO4' YO2' YO1')

Combining to Determine Leap Year Flag

Label results of previous three circuits: D4, D100, and D400

Implementation of Leap Year Flag



Arithmetic Circuits

- Excellent examples of combinational logic design
- Time vs. space trade-offs
 - doing things fast may require more logic and thus more space
 - example: carry lookahead logic
- Arithmetic and logic units
 - general-purpose building blocks
 - critical components of processor datapaths
 - used within most computer instructions

Number Systems

- Representation of positive numbers is the same in most systems
- Major differences are in how negative numbers are represented
- Representation of negative numbers come in three major schemes
 - sign and magnitude
 - 1s complement
 - 2s complement
- Assumptions
 - we'll assume a 4 bit machine word
 - 16 different values can be represented
 - roughly half are positive, half are negative


Sign and Magnitude

- High order bit dedicated to sign (positive or negative)
 - sign: 0 = positive (or zero), 1 = negative

0 100 = + 4

 $1\ 100 = -4$

- Rest represent the absolute value or magnitude
 - three low order bits: 0 (000) thru 7 (111)
- Range for n bits
 - + +/- 2ⁿ⁻¹ -1 (two representations for 0)
- Cumbersome addition/subtraction
 - must compare magnitudes to determine sign of result



- If N is a positive number, then the *negative* of N (its 1s complement or N') is $N' = (2^n 1) N$
 - example: 1s complement of 7

```
2^{4} = 10000

1 = 00001

2^{4}-1 = 1111


7 = 0111

1000 = -7 \text{ in 1s complement form}
```

shortcut: simply compute <u>bit-wise complement</u> (0111 -> 1000)

- Subtraction implemented by 1s complement and then addition
- Two representations of 0
 - causes some complexities in addition
- High-order bit can act as sign bit


$$0\ 100 = +4$$
 $1\ 011 = -4$



- 1s complement with negative numbers shifted one position clockwise
 - only one representation for 0
 - one more negative number than positive numbers
 - high-order bit can act as sign bit

$$0\ 100 = +4$$

$$1\ 100 = -4$$



- If N is a positive number, then the negative of N (its 2s complement or N*) is N* = 2ⁿ - N
 - example: 2s complement of 7

```
example: 2s complement of -7

subtract

2^{4} = 10000

7 = 0111

1001 = \text{repr. of } -7

2^{4} = 10000

subtract

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001

2^{4} = 1001
```

- shortcut: 2s complement = bit-wise complement + 1
 - 0111 -> 1000 + 1 -> 1001 (representation of -7)
 - 1001 -> 0110 + 1 -> 0111 (representation of 7)

2s Complement Add and Sub

Simple addition and subtraction

simple scheme makes 2s complement the virtually unanimous choice for integer number systems in computers

Why Can the Carry-out Be Ignored?

- Can't ignore it completely
 - needed to check for overflow
- If carry-into-sign = carry-out: ignore the carry
- If carry-into-sign ≠ carry-out: overflow
 - Result is <u>out of range</u>
 - Bigger than given range

Why Can the Carry-out Be Ignored?

- When there is no overflow, carry-out may be true but <u>can be ignored</u>
 - ◆ M + N when N > M:

$$M^* + N = (2^n - M) + N = 2^n + (N - M)$$


- (N-M) is what we need
- ignoring carry-out is just like subtracting 2n
- -M + -N where $N + M \le 2^{n-1}$


$$(-M) + (-N) = M^* + N^* = (2^n - M) + (2^n - N) = 2^n - (M + N) + 2^n$$

- 2ⁿ (M + N) is what we need
- \Box ignoring the carry, it is just the 2s complement representation for -(M + N)

Overflow in 2s Complement Add/Sub

- Overflow conditions
 - add two positive numbers to get a negative number
 - add two negative numbers to get a positive number





5 + 3 = -8

-7 - 2 = +7

Overflow Conditions

Overflow when carry into sign bit position is not equal to carry-out

overflow

$$\begin{array}{r}
0 \ 0 \ 0 \ 0 \\
0 \ 1 \ 0 \ 1 \\
\underline{0} \ 0 \ 1 \ 0 \\
\underline{2} \ 7
\end{array}$$

no overflow

$$\begin{array}{r}
1 \ 0 \ 0 \ 0 \\
1 \ 0 \ 0 \ 1 \\
-7 \ -2 \ \hline
7
\end{array}$$

overflow

$$\begin{array}{r}
1 & 1 & 1 & 1 \\
 & 1 & 1 & 0 & 1 \\
 & -3 & & & & & & \\
 & -5 & & & & & & & \\
 & -8 & & & & & & & & \\
\end{array}$$

no overflow

Circuits for Binary Addition


- Half adder (add 2 1-bit numbers)
 - ◆ Sum = Ai' Bi + Ai Bi' = Ai xor Bi
 - Cout = Ai Bi
- Full adder (carry-in to cascade for multi-bit adders)
 - Sum = Ci xor A xor B
 - Cout = B Ci + A Ci + A B = Ci (A + B) + A B

Ai	Bi	Sum	Cout	
0	0	0	0	— A: \
0	1	1	0	Sum
1	0	1	0	B _i
1	1	0	1	Corru
				Carry

Ai	Bi	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Full Adder Implementations


Cascaded Multi-bit Adder




usually interested in adding more than two bits this motivates the need for the full adder

Full Adder Implementations

_ A	В	CI	S	CO	
0	0	0	0	0	
0	0	1	1		
0	1	0 1		0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	







S = CI xor A xor B

CO = BCI + ACI + AB = CI(A + B) + AB

Full Adder Implementations

- Standard approach
 - 6 gates
 - 2 XORs, 2 ANDs, 2 ORs






- Alternative implementation
 - 5 gates

Cout = A B + Cin (A xor B) = A B + B Cin + A Cin

- half adder is an XOR gate and AND gate
- 2 XORs, 2 ANDs, 1 OR



Full Adder Implementations

Full adder is constructed by using Half Adders

HA

S= A xor B xor Cin


$$C = B Ci + A Ci + A B$$

$$=$$
 BCi(A+A')+ACi(B+B')+AB

$$=AB(Ci+1) + A'BCi + AB'Ci$$

$$=AB+Ci(A'B+AB')$$


$$=AB + Ci(A xor B)$$



CH5-Comb-Logic EX


Adder/Subtractor


- Use an adder to do subtraction thanks to 2s complement representation
 - \bullet A B = A + (– B) = A + B' + 1
 - control signal selects B or 2s complement of B



Ripple-carry Adders


- Critical delay
 - the propagation of carry from low to high order stages





Ripple-carry Adders

- Critical delay
 - the propagation of carry from low to high order stages
 - 1111 + 0001 is the worst case addition
 - carry must propagate through all bits



Carry-lookahead Logic

- Carry generate: Gi = Ai Bi
 - must generate carry when A = B = 1
- Carry propagate: Pi = Ai xor Bi
 - carry-in will equal carry-out here
- Sum and Cout can be re-expressed in terms of generate/propagate:
 - ◆ Si = Ai xor Bi xor Ci= Pi xor Ci
 - ◆ Ci+1 = Ai Bi + Ai Ci + Bi Ci
 = Ai Bi + Ci (Ai + Bi)
 = Ai Bi + Ci (Ai xor Bi)
 = Gi + Ci Pi


Carry-lookahead Logic


- Re-express the carry logic as follows:
 - ◆ C1 = G0 + P0 C0
 - ◆ C2 = G1 + P1 C1 = G1 + P1 G0 + P1 P0 C0
 - C3 = G2 + P2 C2 = G2 + P2 G1 + P2 P1 G0 + P2 P1 P0 C0
 - C4 = G3 + P3 C3 = G3 + P3 G2 + P3 P2 G1 + P3 P2 P1 G0
 + P3 P2 P1 P0 C0
- Each of the carry equations can be implemented with two-level logic
 - all inputs are now directly derived from data inputs and not from intermediate carries
 - this allows computation of all sum outputs to proceed in parallel

CH5-Comb-Logic EX

Carry-lookahead Implementation


Adder with propagate and generate outputs






Carry-lookahead Implementation


- Carry-lookahead logic generates individual carries
 - sums computed much more quickly in parallel
 - however, cost of carry logic increases with more stages






Carry-lookahead Adder /w cascaded carry-lookahead logic

- Carry-lookahead adder
 - ◆ 4 four-bit adders with internal carry lookahead G = G3 + P3 G2 + P3 P2 G1 + P3 P2 P1 G0
 - second level carry lookahead unit extends lookahead to 16 bits



Carry-select Adder

- Redundant hardware to make carry calculation go faster
 - compute two high-order sums in parallel while waiting for carry-in
 - one assuming carry-in is 0 and another assuming carry-in is 1
 - select correct result once carry-in is finally computed



Arithmetic Logic Unit Design Specification

M = 0, logical bitwise operations

S1 S0	Function	Comment
0 0	Fi = Ai	input Ai transferred to output
0 1	Fi = not Ai	complement of Ai transferred to output
1 0	Fi = Ai xor Bi	compute XOR of Ai, Bi
1 1	Fi = Ai xnor Bi	compute XNOR of Ai, Bi

M = 1, CO = 0, arithmetic operations

0	0	F = A	input A passed to output
0	1	F = not A	complement of A passed to output
1	0	F = A plus B	sum of A and B
1	1	F = (not A) plus B	sum of B and complement of A

M = 1, C0 = 1, arithmetic operations

0	0	F = A plus 1	increment A
0	1	F = (not A) plus 1	twos complement of A
1	0	F = A plus B plus 1	increment sum of A and B
1	1	F = (not A) plus B plus 1	B minus A

logical and arithmetic operations not all operations appear useful, but "fall out" of internal logic


Arithmetic Logic Unit Design


Sample ALU – truth table

<u>M</u>	S1	<u>S0</u>	l Ci	l Ai	Bi I	Fi	Ci+1
0	0	0	X	0	X	0	X
	0	1	ŷ	1	ŷ	1	X
	1	0	X X X	0 0 0	0 1 0	0 1 1	X X X
	1	1	X X X X	1 0 0 1 1	1 0 1 0 1	0 1 0 0 1	X X X X
1	0	0	0	0	X	0	X
	0	1	ŏ	ם ק	ŷ	1	X
	1	0	Ŏ	0 0	ô	Õ	0
	1	1	000000	0 1 1 0 0 1	1 0 1 0 1	1 0 1 0 0	0 0 1 0 1
1	0	0	1	0	χ̈́	1	0
	0	1	1	ģ	ŷ	Ŏ	1
	1	0	1	0	X 0	1	0
	1	1	Ci XXXXXXXX 0000000000000000000000000000	Ai 01010011001100110011001110011	BIXXXX01010101010101010101010101010101010	Fi 0 1 1 0 0 1 0 1 1 0 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 0 1 1 0 0 1 0 1 0 0 1 1 0 0 1 0 1 0 0 1 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 0	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Arithmetic Logic Unit Design

Sample ALU – multi-level discrete gate logic implementation






12 gates


Arithmetic Logic Unit Design

Sample ALU – clever multi-level implementation



```
first-level gates
 use S0 to complement Ai
     S0 = 0
                 causes gate X1 to pass Ai
     S0 = 1
                 causes gate X1 to pass Ai'
 use S1 to block Bi
     S1 = 0
                 causes gate A1 to make Bi go forward as 0
                 (don't want Bi for operations with just A)
     S1 = 1
                 causes gate A1 to pass Bi
 use M to block Ci
                 causes gate A2 to make Ci go forward as 0
     M = 0
                 (don't want Ci for logical operations)
     M = 1
                 causes gate A2 to pass Ci
other gates
 for M=0 (logical operations, Ci is ignored)
  Fi = S1 Bi xor (S0 xor Ai)
     = S1'S0' (Ai) + S1'S0 (Ai') +
        S1 S0' ( Ai Bi' + Ai' Bi ) + S1 S0 ( Ai' Bi' + Ai Bi )
 for M=1 (arithmetic operations)
  Fi = S1 Bi xor ( (S0 xor Ai) xor Ci ) =
  Ci+1 = Ci (S0 xor Ai) + S1 Bi ((S0 xor Ai) xor Ci) =
  just a full adder with inputs S0 xor Ai, S1 Bi, and Ci
```

BCD Addition



Summary for EX of Combinational Logic

- Combinational logic design process
 - formalize problem: encodings, truth-table, equations
 - choose implementation technology (ROM, PAL, PLA, discrete gates)
 - implement by following the design procedure for that technology
- Binary number representation
 - positive numbers the same
 - difference is in how negative numbers are represented
 - 2s complement easiest to handle: one representation for zero, slightly complicated complementation, simple addition
- Circuits for binary addition
 - basic half-adder and full-adder
 - carry lookahead logic
 - carry-select
- ALU Design
 - specification, implementation