# CH-9: Sequential Logic Implementation

Contemporary Logic Design

YONSEI UNIVERSITY

Fall 2016


### **Sequential Logic Implementation**

- Implementation
  - Random logic gates and FFs
  - Programmable logic devices (PAL with FFs)
- Design procedure
  - Derive state diagrams
  - Obtain state transition table
  - Do state assignment
  - Obtain next state functions

### Advantage of FFs with Set/Reset

- Logic for FSM with a reset input
  - NS<sub>i</sub>= Reset' (PSa ICa + PSb ICb + ...)
  - NSi: next state bit, PSa: present state
  - ICa: input condition
  - If use a FF with reset input, the Eq becomes simple as
     NS<sub>i</sub>= PSa ICa + PSb ICb + ...
- EX: median filter
  - To show the advantage of FFs with set/reset inputs

- Remove <u>single 0</u> between <u>any two 1s</u> (output = NS3)
- Input: 03,12,01  $(101 \rightarrow 111)$



<u>I</u>	PS1	PS2	PS3	NS1	NS2	NS3
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	0 X 0	1	0
0	1	0	1	Χ	1 X	0 X
0 0 0 0 0 0 0	1	1	0		1	1
0	1	1	1	0	1	1
1	0	0	0	1 1	0	0
1	0	0	1	1	0	0
1	0	1	0	1 1	1	1
1	0	1	1	1	1	1
1	1	0	0	1	1	0
1	1	0	1	X 1	X	X
1	1	1	0	1	1	1
1	1	1	1	1	1	1


State 101 cannot occur

 Realized using the standard procedure from K-maps, and individual FFs and gates


Ι	PS1	PS2	PS3	NS1	NS2	NS3
0 0 0 0 0 0 0 0 1 1 1 1 1	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	0 1	0	1 0 1 0 1 0 1 0 1	0 0 X 0 0	1 X 1 1	0 1 1 0 X 1 1
0	1	0	1	Χ	Χ	Χ
0	1	1	0	0	1	1
0	1	1	1	0	1	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0 0 0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	1 X	1 1 X	0 1 1 0 X 1
1	1	0	1	Χ	Χ	Χ
1	1	1	0	1	1	1
1	1	1	1	1	1	1


```
NS1 = Reset' (I)
NS2 = Reset' (PS1 + PS2 I)
NS3 = Reset' PS2
O = PS3
```

But it looks like a shift register if you look at it right




Shift register designed in Chap 7





Only NS2 is different: NS2 = Reset' ( PS1 + PS2 I )


An alternate implementation with S/R FFs



 The set input (S) does the median filter function by making the next state 111 whenever the input is 1 and PS2 is 1 (1 input to state x1x)

### String Recognizer using a Shift Register


Initial realization of the 4-bit string recognizer using a shift register: 1 if string 0110 or 1010 is detected



- Problems: shift-register implementation looks for the two patterns anywhere in the input stream and <u>not just in 4-bit</u> groups
- Need to make sure that output is only asserted on 4-bit boundaries


### String Recognizer using a Shift Register

 Corrected realization of the 4-bit string recognizer using a shift register and counter



### String Recognizer using a Shift Register

- State transitions of a counter-based finite state machine
  - CNT, LD, & Clear signals
  - Design a sequential circuit with counters




BCD and excess-3 code

BCD	Excess-3 Code
0000	0011
0001	0100
0010	0101
0011	0110
0100	0111
0101	1000
0110	1001
0111	1010
1000	1011
1001	1100


- Excess-3 code: by adding 11<sub>2</sub> to the BCD number
- Design to accept a bit serial BCD number
  - single input X & single output Z

Symbolic state transition table

	Next St	tate	Output			
Present State	X=0	X=1	X=0	X=1		
S0	S1	S2	1	0		
S1	S3	S4	1	0		
S2	S4	S4	0	1		
S3	S5	S5	0	1		
S4	S5	S6	1	0		
S5	S0	S0	0	1		
S6	S0	-	1	-		




Symbolic state transition diagram



**Encoded State Diagram** 

- Encoded state transition diagram
  - There are 3 jumps (LD)
  - State  $0 \rightarrow 4$ ,  $1 \rightarrow 5$ ,  $5 \rightarrow 3$
  - Need to specify directly next state bits as parallel inputs with LD' asserted
- Consider some cases in SD
  - State0 & in=0: FSM goes to state 1
     with output 1 (CLR' & LD' unasserted)
  - State0 & in=1: FSM goes to state 4
     with output 0→ require jump
     LD' asserted & value to be loaded is
     100 (4) on C,B,A




**Encoded State Diagram** 


 Transition table for code converter implemented with a counter-based finite state machine

Inputs/Current State			Ne	xt St	tate	Ou	tputs						
$\overline{X}$	Q2	Q1	Q0	Q2	+ Q	1+ Q0+	Z	CLR	LD	EN	С	В	$\overline{A}$
0	0	0	0	0	0	1	1	1	1	1	X	X	X
0	0	0	1	0	1	0	1	1	1	1	X	X	X
0	0	1	0	0	1	1	0	1	1	1	X	X	X
0	0	1	1	0	0	0	0	0	Χ	X	X	X	X
0	1	0	0	1	0	1	0	1	1	1	X	X	X
0	1	0	1	0	1	1	1	1	0	X	0	1	1
0	1	1	0	0	0	0	1	0	Χ	X	X	X	X
0	1	1	1	Χ	X	Χ	Х	X	X	X	X	Χ	X
1	0	0	0	1	0	0	0	1	0	X	1	0	0
1	0	0	1	1	0	1	0	1	0	X	1	0	1
1	0	1	0	0	1	1	1	1	1	1	X	X	X
1	0	1	1	0	0	0	1	0	X	X	X	X	X
1	1	0	0	1	0	1	1	1	1	1	X	X	X
1	1	0	1	1	1	0	0	1	1	1	X	X	X
1	1	1	0	Χ	X	Χ	Х	X	X	X	X	X	X
1	1	1	1	Χ	Χ	X	X	Χ	Χ	Χ	Χ	X	X

Counter-based implementation of code converter





ROM implementation of a synchronous Mealy finite state machine



 ROM or PAL/PLA is a convenient way to implement the combinational logic of a FSM.

Excess-3 synchronous Mealy ROM/FF-based implementation






RC	OM A	ddre	ess	ROM Outputs			
X	Q2	Q1	Q0	Ζ	D2	Dİ	D0
0	Ŏ	Ŏ	Ŏ	1	0	0	1
0	0	0	1	1	0	1	1
0	0	1	0	0	1	0	0
0	0	1	1	0	1	0	1
0	1	0	0	1	1	0	1
0	1	0	1	0	0	0	0
0	1	1	0	1	0	0	0
0	1	1	1	Χ	X	X	X
1	0	0	0	0	0	1	0
1	0	0	1	0	1	0	0
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	1	0	0	0	1	1	0
1	1	0	1	1	0	0	0
1	1	1	0	Χ	X	X	X
1	1	1	1	X	X	X	X

### Implementation using PALs

- Programmable logic building block for sequential logic
  - macro-cell: FF + logic
    - D-FF
    - two-level logic capability like PAL (e.g., 8 product terms)




# Vending Machine EX(Moore PLD mapping)

= reset'(Q0'N + Q0N' + Q1N + Q1D)D0 = reset'(Q1 + D + Q0N) D1 CLK **OPEN** = Q1Q0Q0 Seq Q1 Seq Open Com Reset

### Vending Machine (synch. Mealy PLD)


OPEN = reset'(Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D)



#### **22V10 PAL**


- Combinational logic elements (SoP)
- Sequential logic elements (D-FFs)
- Up to 10 outputs
- Up to 10 FFs
- Up to 22 inputs

Functional Logic Diagram for PALC22V10D




#### 22V10 PAL Macro Cell

Sequential logic element + output/input selection




- A busy highway is intersected by a little used farmroad
- Detectors C sense the presence of cars waiting on the farmroad
  - with no car on farmroad, light remain green in highway direction
  - if vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green
  - these stay green only as long as a farmroad car is detected but never longer than a set interval
  - when these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green
  - even if farmroad vehicles are waiting, highway gets at least a set interval as green
- Assume you have an interval timer that generates:
  - a short time pulse (TS) and
  - a long time pulse (TL),
  - in response to a set (ST) signal.
  - TS is to be used for timing yellow lights and TL for green lights


Highway/farm road intersection




Block diagram of complete traffic light system




Car detector circuit



Light decoder circuitry



Simple interval timing




Tabulation of inputs and outputs

inputs	description	outputs	description
reset	place FSM in initial state	HG, HY, HR	assert green/yellow/red highway lights
С	detect vehicle on the farm road	FG, FY, FR	assert green/yellow/red highway lights
TS	short time interval expired	ST	start timing a short or long interval
TL	long time interval expired		

Tabulation of unique states – some light configurations imply others

state	description
HG	highway green (farm road red)
HY	highway yellow (farm road red)
FG	farm road green (highway red)
FY	farm road yellow (highway red)

State diagram



- Generate state table with symbolic states
- Consider state assignments


output encoding – similar problem to state assignment (Green = 00, Yellow = 01, Red = 10)

Inputs			Present State Next State		Outputs			
C	TL	TS			ST	Н	F	
0	_	_	HG	HG	0	Green	Red	
_	0	_	HG	HG	0	Green	Red	
1	1	_	HG	HY	1	Green	Red	
_	-	0	HY	HY	0	Yellow	Red	
_	_	1	HY	FG	1	Yellow	Red	
1	0	_	FG	FG	0	Red	Green	
0	_	_	FG	FY	1	Red	Green	
_	1	_	FG	FY	1	Red	Green	
_	_	0	FY	FY	0	Red	Yellow	
_	_	1	FY	HG	1	Red	Yellow	
			I	I				


SA1: HG = 00 HY = 01 FG = 11 FY = 10 SA2: <math>HG = 00 HY = 10 FG = 01 FY = 11

SA3: HG = 0001 HY = 0010 FG = 0100 FY = 1000 (one-hot)

Counter-based implementation of the next-state function



Traffic light decoder



### Logic for Different State Assignments

SA1

```
NS1 = C•TL'•PS1•PS0 + TS•PS1'•PS0 + TS•PS1•PS0' + C'•PS1•PS0 + TL•PS1•PS0

NS0 = C•TL•PS1'•PS0' + C•TL'•PS1•PS0 + PS1'•PS0

ST = C•TL•PS1'•PS0' + TS•PS1'•PS0 + TS•PS1•PS0' + C'•PS1•PS0 + TL•PS1•PS0

H1 = PS1

H0 = PS1'•PS0

F1 = PS1'
```

SA2

SA3

CH9 -SeqTechnology

### **Sequential Logic Imp - Summary**

- Models for representing sequential circuits
  - finite state machines and their state diagrams
  - Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
  - deriving state diagram
  - deriving state transition table
  - assigning codes to states
  - determining next state and output functions
  - implementing combinational logic
- Implementation technologies
  - random logic + FFs
  - PAL with FFs (programmable logic devices PLDs)