

Power Capping

what works, what does not

Pavlos Petoumenos


Lev Mukhanov, Zheng Wang

Hugh Leather, Dimitrios S. Nikolopoulos


Data center




Data center




Data center




Data center





Data center




Data center




\$\$



\$\$\$\$




Data center





Data center


Different
Infrastructure




\$\$




\$\$\$\$





Data center



Data center




\$\$






\$\$\$\$



Watts





Power Capping





Fan et al. Power provisioning for a warehouse-sized computer. ISCA '07

Power Capping





Fan et al. Power provisioning for a warehouse-sized computer. ISCA '07

Power Capping




*Fan et al. Power provisioning for a
warehouse-sized computer. ISCA '07*

Power Capping




Fan et al. Power provisioning for a warehouse-sized computer. ISCA '07




How do we enforce power limits locally?




Power Capping – DFS




Power Capping – DFS





Power Capping – DVFS




Power Capping – RAPL




Power Capping – Forced Idleness




Power Capping – Forced Idleness



Power Capping – Forced Idleness



Power Capping – Thread Packing




thr0 → core0



thr1 → core1

thr2 → core2

thr3 → core3



Power Capping – Thread Packing




thr0 → core0

thr1 → core1

thr2 → core2


thr3 ↗ core3

Power Capping – NOP Insertion




```
label1:  
    instr_1  
    instr_2  
    instr_3  
    instr_4  
    jmp label1
```

Power Capping – NOP Insertion




```
label1:
    instr_1
    instr_2
    nop
    nop
    instr_3
    instr_4
    jmp label1
```

Power Capping – Compiler assisted




```
label1:  
    vector_instr  
    jmp label1
```



Power Capping – Compiler assisted

With multiple transformations:



Evaluation



Effectiveness

Overhead


Predictability

Optimal strategy?



Effectiveness





Effectiveness





Effectiveness





Effectiveness





Effectiveness





Effectiveness



Predictability - Power




Predictability - Power




Predictability - Performance

x264




bodytrack




Predictability - Performance

x264




bodytrack




Predictability - Performance


x264




bodytrack




Overheads



Overheads




Overheads




Overheads


10s of msec cost
fine grained management
expensive




Can we do better?




Can we do better?




Can we do better?



Can we do better?




Can we do better?




RAPL +

Thread Packing




Forced Idleness




RAPL +

Thread Packing




Forced Idleness




RAPL +

Thread Packing




Forced Idleness




RAPL +

Thread Packing




Forced Idleness




RAPL +

Thread Packing




Forced Idleness




RAPL +

Thread Packing




Forced Idleness




RAPL +

Thread Packing




Forced Idleness




RAPL +



Thread Packing




Forced Idleness



10x Speedup!



Conclusions



Thank you!



THE UNIVERSITY of EDINBURGH
informatics

Lancaster
University




Queen's
UNIVERSITY

EPSRC


Engineering and Physical Sciences
Research Council



Effectiveness – all



Power predictability - Errors



Runtime vs Power Limit - all

