Oakland University School of Electrical & Computer Engineering Fall 2022 ECE 6740 Advance Embedded System Design

Lab #1

Submitted by: Pradeep Potturi

Date: 25/01/2024

Lab 1 ECE 6740 01/25/2024

PART A:


Create a new Vivado project and create a block design with the ZYNQ-7 core and the UART enabled to use for *stdio*. Disable the timers and other items that we will not be using in this lab. Synthesize and Implement this design. Export the design to the SDK. Create a board support package (BSP) in the SDK and sample 'Hello World' application. Modify the 'Hello World' application to perform the following calculation and print the *answer* to the screen (using the UART as *stdio*, of course).


Download the system to the board and test it using the built-in terminal program.

Response:


Vivado:

- 1. Created New Vivado Project using Sample project from Youtube Link
- 2. Added following IP
 - a. Zynq7 Processing System
 - b. Processor System Reset
 - c. AXI Interconnect
- 3. Connected Clk and Reset lines
- 4. Run Block connections
- 5. Verify UART is connected (double-click on ZYNQ7 block)







6. Validate design



- 7. Generate bitstream to be used for SDK
- 8. Fabric Generated




9. Export Hardware to be used in Vitis



Vitis:

- 1. Create New Platform
 - a. Use .xsa file generated in Vivado
- 2. Create Application using Hello World example
- 3. Modify helloworld.c to add two number
- 4. Build and fix any warnings
- 5. Navigate BSP




Run:

- 1. Open Putty for Serial communication
- 2. Click on 'Run' to Flash and execute code
- 3. Verify your code

```
Hello World
Add Two Number Program begins now. Enter b=0 to Exit
Enter a=
You entered a= 100
Enter b=
You entered b= 6
Sum = 106
```

Debug:



PART B:

Create a new Vivado project and create an entity and architecture for a 2-input 32-bit adder. Don't worry about an input nor output carry. Create an AXI interface IP package with 4 interface registers (we will only use 3 registers) and an IP package for your adder component. Modify the AXI interface package to:


- 1. incorporate your adder where two of the interface registers will be input to the adder and the output from the adder will be input to the third interface register.
- 2. connect the adder output separately out of the AXI package so that it can be output to the LEDs on the general IO pins.

Import your adder/AXI IP into the project from part A. Connect it to the ZYNQ-7 core using an AXI interface. Connect the least significant bits of the adder's output to the LEDs. Synthesize and implement your design and export it to the SDK. Create a BSP and sample application. Modify the application to write the 32 and 41 values to the appropriate registers and read the answer back from the third memory-mapped register. Download the system to the board and display the result on the screen through the UART *stdio*. Verify that the answer is correct and that the least significant bits are correctly output to the LEDs.

Response:

1. Created New Vivado Project

- 2. Create AXI IP
 - a. Menu->tools->Create and Package new IP
 - b. Create AXI4 Peripheral
 - c. Click next until you see Interface option



- 3. Modify the following in the myip adder AXI IP
 - a. Myip_adder_v1_0_S00_AXI.vhd
 - i. Add user port LED
 - ii. Add user signal to save "sum" result
 - iii. Add Component "Adder"
 - iv. At the user logic, call Adder component by passing values received from Salve registers 0 &1 and modify Slave read case statement to return "sum"
 - v. Create a signal 'cc' to save Sum and pass it to LED port to display LSB 4bits

```
-- Address decoding for reading registers
loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR
case loc_addr is
when b"00" =>
reg_data_out <= slv_reg0;
when b"01" =>
reg_data_out <= slv_reg1;
when b"10" =>
reg_data_out <= cc;
when b"11" =>
reg_data_out <= slv_reg3;
when others =>
reg_data_out <= (others => '0');
end case;
end process;
```

- b. Adder.vhd
 - i. Create Adder logic to add two 32 bit numbers and return Sum result
- 4. Add custom AXI (with Adder) as component to main project

```
¬ □ myip_adder_0: design_1_myip_adder_0_0 (design_1_myip_adder_0_0.xci) (1)


         design_1_myip_adder_0_0(design_1_myip_adder_0_0_arch) (design_1_myip_adder_0_0.vhd) (1)
             ✓ ● U0 : myip_adder_v1_0(arch_imp) (myip_adder_v1_0.vhd) (1)


√ ■ myip_adder_v1_0_S00_AXI_inst: myip_adder_v1_0_S00_AXI(arch_imp) (myip_adder_v1_0_S00_AXI(arch_imp))

                         M1 : Adder(Behavioral) (Adder.vhd)
     > P proc_sys_reset_0: design_1_proc_sys_reset_0_0 (design_1_proc_sys_reset_0_0.xci)
     > 🖓 🔳 processing_system7_0 : design_1_processing_system7_0_0 (design_1_processing_system7_0_0.xci)
trainte (1)
                                                                axi_interconnect_0
                                                          + S00_AXI
                                                           ACLK
                                                                                               myip_adder_0
                                                           ARESETN
                                                                         M00_AXI +
                                                           S00_ACLK
                                                                                            + SOO AXI
                                                           S00_ARESETN
                                                                                                                 led[3:0]
                                                                            M01_AXI +
                                                                                            s00 axi adk
                                                                                                       led[3:0]
                                                           M00_ACLK
                         proc_sys_reset_0
                                                                                            s00 axi aresetn
                                                           M00_ARESETN
                                                           M01_ACLK
                                                                                         nyip_adder_v1.0 (Pre-Production)
                 slowest sync clk
                                        mb_reset
                                                           M01_ARESETN
                ext_reset_in
                                 bus_struct_reset[0:0]
               aux_reset_in
                                 peripheral_reset[0:0]
                                                                 AXI Interconnect
                 mb_debug_sys_rst
                               interconnect_aresetn[0:0]
                 dcm_locked
                                peripheral_aresetn[0:0]
                       Processor System Reset
                       processing_system7_0
                                                                                                                 DDR
FIXED_IO
                                         FIXED_IO +
                                        USBIND_0 -
              M_AXI_GPO_ACLK ZYNQ
                                        M_AXI_GP0 +
                                         FCLK_CLK0
                                      FCLK_RESETO_N
```

- 5. Generate bitstream
- 6. Observe the schematics to ensure LEDs are properly connected

ZYNQ7 Processing System





7. Export Hardware and Save as .xsa file

Vitis:


- 1. Create new Platform with .xsa file from previous step
- 2. Add Hello world application.
- 3. Modify the code to adder calculator (Actual .c code at the end of the document)
- 4. Ask user to input two values and push it to AXI port address
- 5. Print Sum result by reading from AXI port

```
COM4 - PuTTY
Enter a=
You entered a= 10
Enter b=
You entered b= 20
Sum = 30
 readback = 10
 readback = 20
dummy = 51
Sum = 30
Sum = 30
Sum = 30
Enter a=
You entered a= 15
Enter b=
You entered b= 60
Sum = 75
 readback = 15
readback = 60
dummy = 51
Sum = 75
Sum = 75
Sum = 75
Enter a=
```

Issues I faced:

1. Only two AXI Slave registers are working:

For some reason I see only two slave registers are working. When I tried to switch to other two then the other two works. Not sure what is the wrong in the AXI IP that I created.



Down graded to Vivado 2022.1 and Vitis 2022.1 I followed youtube video Hello world video using Xilinx Zynq, Vivado 2020, and Vitis: https://www.youtube.com/watch?v=Mb-cStd4Tqs

In Vitis: need to take care of makefile issue. For the IP that user created. After importing Bitstream to Platform. Make sure all the user instances of makefile (2-4, better to search and fix all the files) This must be performed everytime you update the Hardware.

Then perform Clean and Build. If you still see issue

```
Makefile ⋈ »6
c helloworld.c
             1 COMPILER=
 2 ARCHIVER=
 3 CP=cp
 4 COMPILER FLAGS=
 5 EXTRA COMPILER FLAGS=
 6 LIB=libxil.a
 8 RELEASEDIR=../../lib
 9 INCLUDEDIR = . . / . . / include
10 INCLUDES=-I./. -I${INCLUDEDIR}
12 INCLUDEFILES= (wildcard *.h)
 13 LIBSOURCES=$ (wildcard *.c)
14 OUTS = $ (wildcard *.o)
15
16 libs:
     echo "Compiling my_adder_v2..."
18
    $(COMPILER) $(COMPILER FLAGS) $(EXTRA COMPILER FLAGS)
19 $(ARCHIVER) -r ${RELEASEDIR}/${LIB} ${OUTS}
20
      make clean
21
22 include:
23
    ${CP} $(INCLUDEFILES) $(INCLUDEDIR)
```

References:

https://www.fpgadeveloper.com/2014/08/creating-a-custom-ip-block-in-vivado.html/

hello world.c

```
#define ADDER_BASEADDRESS 0x43C00000
int main()
  int a, b=1, answer=0,a readback=0,b readback=0,dummy=13,i,j;
  init platform();
  printf("UART Adder test#5\n");
  printf("Add Two Number Program begins now. Enter b=0 to Exit\n");
  while(b!=0)
  {
   printf("Enter a= \n");
   scanf("%d",&a);
   MYIP ADDER mWriteReg(ADDER BASEADDRESS,(4*0),a);
    printf("You entered a= %d\n",a);
   printf("Enter b= \n");
   scanf("%d",&b);
   MYIP_ADDER_mWriteReg(ADDER_BASEADDRESS,(4*1),b);
    printf("You entered b= %d\n",b);
   MYIP_ADDER_mWriteReg(ADDER_BASEADDRESS,(4*3),0x33);
   a readback=MYIP ADDER mReadReg(ADDER BASEADDRESS,(4*0));
    b readback=MYIP ADDER mReadReg(ADDER BASEADDRESS,(4*1));
   dummy=MYIP ADDER mReadReg(ADDER BASEADDRESS,(4*3));
   answer=MYIP_ADDER_mReadReg(ADDER_BASEADDRESS,(4*2));
    printf("Sum = %d\n",answer);
    printf("a readback = %d\n",a readback);
    printf("b readback = %d\n",b readback);
   printf("dummy = %d\n",dummy);
   for(i=0;i<500;i++)
     for(j=0;j<=5000;j++);
   answer=MYIP_ADDER_mReadReg(ADDER_BASEADDRESS,(4*2));
    printf("Sum = %d\n",answer);
  printf("Exiting\n");
  cleanup platform();
  //return 0;
}
```