```
STAA TSCR2 ; not needed if started from reset
PORTR
            FOU
                      $0001
                      $0002
                                                                                                                               LDD #3000
ADDD TCNTH
STD TC6H
DDRB
           EQU
                      $0003
                                                                                                                                                   ; 125usec with (24MHz/1 clock)
SCIBDH
            EQU
                       $00C8
                                  ; Serial port (SCI) Baud Register H
                                  ; Serial port (SCI) Baud Register L
; Serial port (SCI) Control Register 2
; Serial port (SCI) Status Register 1
SCIBDI
            FOU
                      $00C9
                      $00CB
$00CC
SCICR2
            FOU
                                                                                                                               BSET TFLG1,%01000000 ; initial Timer CH6 interrupt flag Clear, not needed if fast clear set LDAA \#\%01000000
SCISR1
            EQU
                                                                                                                               STAA TIE
PULD
SCIDRL
            EQU
                      $00CF
                                  ; Serial port (SCI) Data Register
                                                                                                                                                   ; set CH6 interrupt Enable
CRGFLG
             EQU
                       $0037
                                   ; Clock and Reset Generator Flags
           EQU
EQU
                                 ; Clock and Reset Generator Interrupts
; Real Time Interrupt Control
CRGINT
                      $0038
RTICTL
                      $003B
                                                                                                                       : ATD initialization
                                                                                                                               LDAA #%11000000
STAA ATDCTL2
                                                                                                                                                      ; Turn ON ADC, clear flags, Disable ATD interrupt
TIOS
          EQU
                     $0040 ; Timer Input Capture (IC) or Output Compare (OC) select
         EQU
EQU
                   $004C ; Timer interrupt enable register
$0044 ; Timer free runing main counter
$0046 ; Timer system control 1
                                                                                                                               LDAA #%00001000
                                                                                                                                                      : Single conversion per sequence, no FIFO
TCNTH
                                                                                                                               STAA ATDCTL3
LDAA #%10000111
TSCR1
           EQU
                                                                                                                                                       ; 8bit, ADCLK=24MHz/16=1.5MHz, sampling time=2*(1/ADCLK)
TSCR2
           EQU
                      $004D
                               ; Timer system control 2
                                                                                                                               STAA ATDCTL4
                                                                                                                                                      : for SIMULATION
                               Timer interrupt flag 1
TFLG1
           EQU
                      $004E
TC6H
          EQU
                     $005C ; Timer channel 2 register
                                                                                                                       · Vector
ATDCTL2
ATDCTL3
           EQU $0082
EQU $0083
                                                                                                                       ; interrupt vector section
ORG $FFF0
; ORG $3FF0
                                ; Analog-to-Digital Converter (ADC) registers
                                                                                                                                                     : RTI interrupt vector setup for the simulator
ATDCTL4
             EQU $0084
                                                                                                                                                      ; RTI interrupt vector setup for the CSM-12C128 board
ATDCTL5 EQU $0085
ATDSTATO EQU $0086
                                                                                                                               DC.W rtiisr
ATDDR0H EQU $0090
             EQU $0091
                                                                                                                       ; interrupt vector section
ATDDR7H
             EQU $009e
ATDDR7L EQU $009f
                                                                                                                               ORG $FFE2
DC.W oc6isr
                                                                                                                                                 ; Timer channel 6 interrupt vector setup, on simulator
; Init
                ; Enable SCI port Tx and Rx units
Idaa #$0C
                                                                                                                       : Subroutine
                ; Enable SCI port IX and HX units; ; disable SCI interrupts;
; Set SCI Baud Register = $0001 => 1.5M baud at 24MHz (for simulation); Set SCI Baud Register = $00002 => 750K baud at 24MHz; Set SCI Baud Register = $0000 => 115200 baud at 24MHz; Set SCI Baud Register = $009C => 9600 baud at 24MHz; SCI port baud rate change
     SCICR2
#$0001
staa
Idd
                                                                                                                       :ldd
     #$0002
;ldd
;ldd
     #$000D
      #$009C
std
     SCIBDH
                                                                                                                                   ctr2p5m
                                                                                                                       rtidone RTI
;***********end of RTI interrupt service routine********
bset RTICTL,%00011001; set RTI: dev=10*(2**10)=2.555msec for C128 board; 4MHz quartz oscillator clock bset CRGINT,%10000000; enable RTI interrupt
                                                                                                                       bset CRGFLG,%10000000; clear RTI IF (Interrupt Flag)
                                                                                                                              ldd #3000
addd TC6H
                                                                                                                                                  ; 125usec with (24MHz/1 clock)
StartTimer6oc
                                                                                                                                                  ; for next interrupt
                                                                                                                               std TC6H; bset TFLG1,%01000000; clear timer CH6 interrupt flag, not needed if fast clear enabled
       PSHD
       LDAA #%01000000
STAA TIOS
                           ; set CH6 Output Compare
                                                                                                                               ldd ctr125u
; to make the file RxData3.txt with exactly 1024 data
                                                                                                                       NULL
                                                                                                                                          $00
                                                                                                                                    equ
                                                                                                                       printmsg psha
pshx
; This is a sample, non-interrupt, busy wait method
                                                                                                                                                    ;Save registers
                                                                                                                       printmsgloop Idaa 1,X+
                                                                                                                                                        ;pick up an ASCII character from string
ao2ADC
       PSHA ; Start ATD conversion
LDAA #%10000111 ; right justified, unsigned, single conversion,
STAA ATDCTL5 ; single channel, CHANNEL 7, start the conversion
                                                                                                                                               ; pointed by X register
;then update the X register to point to
                                                                                                                                 , we update the ; the next byte cmpa #NULL beq print
                                                                                                                                 beq printmsgdone ;end of strint yet?
bsr putchar ;if not, print character and do next
bra printmsgloop
adcwait Idaa ATDSTAT0
                                 ; Wait until ATD conversion finish
        anda #%10000000
                             ; check SCF bit, wait for ATD conversion to finish
       beq adcwait
                                                                                                                       printmsgdone pulx
       Idaa #'$'
                        ; print the ATD result, in hex
       jsr putchar
                                                                                                                                 rts
                                                                                                                       ;*****end of printmsg**********
                        ; for SIMULATOR, pick up the lower 8bit result ; print the ATD result
       Idaa ATDDR0L
                                                                                                                        isr printHx
       jsr nextline
                                                                                                                       , putchar brclr SCISR1,#%10000000,putchar ; wait for transmit buffer empty staa SCIDRL ; send a character
       PULA
                                                                                                                       rts
****************getchar*****************
 getchar brclr SCISR1,#%00100000,getchar7
ldaa SCIDRL
         pshd
pshx
pnum10
                             :Save registers
                                                                                                                               rts
         pshy
clr CTR
                                                                                                                       getchar7 clra
                                                                                                                       : clear character count of an 8 bit number
          ldy #BUF
             ldx #10
                                                                                                                          **************delay1ms***************
pnum10p1
                                                                                                                       delay1ms: pshx
| Idx #$1000 ; count down X, $8FFF may be more than 10ms
          idiv
          beg pnum10p2
                                                                                                                       d1msloop nop
dex
          stab
              1,y+
CTR
                                                                                                                              dex ; simple loop
bne d1msloop
          inc
              x.d
          bra pnum10p1
                                                                                                                       o2 stab 1,y+
inc CTR
pnum10p2
               ldaa #$30
pnum10p3
         adda 1,-y
jsr putchar
dec CTR
bne pnum10p3
```