
# TAPA: Fast, High-Frequency, Expressive HLS Dataflow Framework

Licheng Guo, Yuze Chi, Jason Lau, Jianyi Cheng, Linghao Song, Weikang Qiao, Zhiru Zhang, Jason Cong UCLA, Imperial College London, Cornell University

Website: https://github.com/UCLA-VAST/tapa

## Overview

- TAPA compiles C++ dataflow programs into high-quality Verilog RTL
- TAPA is an extension of Vitis HLS and is fully compatible with Xilinx tools
- Originally published in FCCM'21, FPGA'21 (Best Paper), FPGA'22 (Best Paper)
- One-click installation, minimal migration efforts from Vitis HLS, full tech support





## Frequency Advantages


- Co-optimizing HLS pipelining and floorplanning (FPGA'21 Best Paper)
- Avg. 2X Fmax boost (from 147 to 297 MHz) compared to Vitis HLS.

Eventually form a


2x4 grid of cells







**Before** 





Floorplanning => reduce local congestion

- Pipelining => remove global critical paths
- Latency Balancing => no throughput drop

# Speed Advantage

- **C-Synthesis**: TAPA invokes Vitis HLS to compile each parallel task separately
- C-Simulation: Optimized dataflow simulation 7X faster than Vitis HLS
- RTL-Simulation: Customized lightweight simulation model, 8X faster than Vitis HLS
- Bitstream: in progress to add RapidStream (FPGA'22 BPA), 5-7X faster than Vivado





# **Expressiveness Advantage**

Dedicated APIs to expose all AXI channels

 $r_0$  divided into  $r_{00}$ ,


r<sub>01</sub>; r<sub>1</sub> into r<sub>10</sub>, r<sub>11</sub>

- Abstract external memory as 5 streams
- Vitis HLS only supports array abstraction
- Runtime burst detection

representing is divided into

the FPGA device two child cells.

Automatically merging individual accesses




- Hierarchical task definition
- Rich APIs to interact with streams
- Templated and parameterized APIs to help quickly scale up the design, 22% less kernel code, 51% less host code on average.
- Automatic visualization. TAPA generates a dot graph showing you the topology of your design

Since TAPA generates all communication logic RTL, it is easy to define your own APIs and integrate them into the framework!

## **HBM-Specific Optimization**

- Automatic HBM Channel Binding
  - HBM boards have 32 HBM channels and Vitis HLS users must manually select from them.
- Floorplanning Design Space Exploration
  - HBM boards have a severe wire pressure
  - Generate all pareto-optimal floorplans of the area-wire tradeoff
- Reduce area overhead of HBM IO modules
  - With Vitis HLS, using 32 HBM channels will cost 480 BRAM\_36K, which is 71% of all BRAMs in SLR 0






# **Example TAPA Code 1**

- Instantiate the Add, Load, Store tasks for PE\_NUM times
- Each group connects to one external memory port
- Adjust the size and parallelism of the design by changing PE\_NUM

```
mmaps<float, PE_NUM> mem2,
         uint64 t n) {
streams<float, PE_NUM, 8> a("a");
streams<float, PE_NUM, 8> b("b");
streams<float, PE_NUM, 8> c("c");
task().invoke(Load, mem1, n, a)
      .invoke(Load, mem2, n, b)
      invoke(Add, a, b, c)
      .invoke(Store, c, mem2, n);
```

void VecAdd(mmaps<float, PE\_NUM> mem1,



# **Example TAPA Code 2**

```
for(int i_rd_req=0, i_rd_resp=0, i_wr_req=0; i_wr_req<n; ) {</pre>
#pragma HLS pipeline II=1
```


if (i\_rd\_req < n && hbm.read\_addr.try\_write(i\_rd\_req))</pre>

```
bool can read = !hbm.read data.empty();
bool can_write = !hbm.write_addr.full() && !hbm.write_data.full();
// issue read requests to read addr channel
```

// receive read response and write out if (can\_read && can\_write) { Elem elem = hbm.read\_data.read(); hbm.write\_addr.write(i\_wr\_req); hbm.write\_data.write(elem+1);

++i\_wr\_req; ++i\_rd\_resp;

++i\_rd\_req;



- Read from HBM, add 1, write back
- Hard to express this in Vitis HLS

### Successful Cases and Future Plan

#### **Selected Successful Applications:**

- Serpens, DAC'22, 270 MHz on U280 with 24 HBM
- channels. The Vitis HLS baseline failed in routing.
- Sextans, FPGA'22, 260 MHz on U250 with 4 DDR channels. Vivado baseline achieves only 189 MHz.
- SPLAG, FPGA'22, up to a 4.9× speedup over the prior art, up to a 2.6× speedup over 32-thread CPU running at 4.4 GHz, and up to a 0.9× speedup over an A100 GPU (that has 4.1× power and 3.4× HBM bandwidth).
- KNN, FPT'20, achieves 270 MHz on the U280 board. Vivado baseline achieves only 165 MHz.
- AutoSA Systolic-Array Compiler, FPGA'21:

# XXXXX

#### Future Plan

- Parallelize the backend placement and routing. In collaboration with Xilinx Research Lab to integrate the RapidStream project [FPGA'22]
- Add backend support for the Xilinx Versal platforms
- More front-end APIs. With increasing number of users, we are keep collecting requests and adding features. We welcome any contribution from the community!





**TAPA User Group** 

**TAPA** Documentation