Chapter6: Memory unit

Asst.Prof.Dr.Supakit Nootyaskool


Objective

To learn structure inside of memory


To understand difference between static memory and dynamic memory


 To explain why the memory having address bus, data bus, and control signal.

Memory types




Memory types





Static RAM (SRAM)

SRAM created from D flip-flop.




SRAM and DRAM in Video GAME



8-bit CPU






Unit


Character representation in ASCII code "A"

41H = 01000001




Row	0	1	2	3	4	5	6	7
0	NUL .	DLE	SP	0	0	Р	`	P
1	SOH	DC1	!	1	A	Q	0	q
2	STX	DC2	"	2	В	R	b	1
3	ETX	DC3	#	3	С	S	С	5
4	EOT	DC4	•	4	D	Т	d	1
5	ENQ	NAK	%	5	E	U	e	U
6	ACK	SYN	8	6	F	٧	f	٧
7	BEL	ETB	,	7	G	w	g	w
8	BS	CAN	(8	н	X	h	×
9	нт	EM)	9	1	Y	i	у
10	LF	SUB	*	:	J	Z	j	2
11	VT	ESC	+	;	к	C	k.	1
12	FF	FS		<	L	1	1	1
13	CR	GS	-	=	М)	m	}
14	so	RS		>	N	^	n	1~
15	SI	us	/	?	0	_	0	DEL


Static RAM keeps "A"




Static RAM keeps "A"




Static RAM



Memory Size 8 x 1024 = 8192 ≈ 8K



Static RAM




A memory chip has 3 group of pins


- 1) Data bus is bi-directional
- 2) Address bus is input
- 3) Control signals are read, write, chip enable,


Decoder 10:1024

Concept of Dynamic RAM




From Computer Desktop Encyclopedia © 2004 The Computer Language Co. Inc.









Charge/Discharge Capacitor





DRAM





DRAM







Refresh

Decoder 10:1024

A0-A9

Comparing structure of memory devices in 1 bit





Dynamic RAM


Static RAM

Other types

- Speed access improvement
 - EDO DRAM (Extended data-out DRAM)
 - SDRAM (Synchronous DRAM)
 - DDR SDRAM (Double data rate SDRAM)
 - RDRAM (Rambus DRAM)
- More than a data bus
 - VRAM (Video RAM)
 - SGRAM (Synchronous graphic ram)

ROM


PROM (Programmable read only memory)





Read Only Memory (ROM)

EPROM (Erasable PROM)








ROM

Electrical EPROM (Erasable PROM)





M2764A

NMOS 64K (8K x 8) UV EPROM

- FAST ACCESS TIME: 180ns
- EXTENDED TEMPERATURE RANGE
- SINGLE 5V SUPPLY VOLTAGE
- LOW STANDBY CURRENT: 35mA max
- TTL COMPATIBLE DURING READ and PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE
- PROGRAMMING VOLTAGE: 12V







Table 1. Signal Names

A0 - A12	Address Inputs
Q0 - Q7	Data Outputs
Ē	Chip Enable
G	Output Enable
P	Program
V _{PP}	Program Supply
Vcc	Supply ∀oltage
Vss	Ground




AI00776B

Vpp [1	0	28	l∨co
A12 [2		27	ĮΡ
A7 [3		26	NC
A6 [4	M2764A	25	3A
A5 [5		24	A9
A4 [6		23	A11
A3 [7		22	ΙĠ
A2 [8		21	A10
A1 [9		20	jĒ
A0 [10		19	Q7
Q0 [11		18] Q6
Q1 [12		17	Q5
Q2 [13		16	Q4
∨ss[14		15	Q3

AI00777

8K x 8 Static RAM

Logic Block Diagram



Pin Configuration

