

# Chapter 7:

## ALU and CPU creation


Asst.Prof.Dr.Supakit Nootyaskool




# Objective

- To understand arithmetic logic circuit
- To recognize concept of the CPU design.

# CPU structure




# 1Bit Half Adder circuit




<b>A</b>	<b>B</b>	<b>Sum</b>	<b>Carry out</b>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

# 1Bit Full adder circuit



Carry in	A	B	Sum	Carry out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# 4Bit adder circuit




A = 1110

B = 0110


Ci	1	1	0	
A	1	1	1	0 +
B	0	1	1	0
S	0	1	0	0
Co	1			

# 1Bit Half Subtractor



A	B	Diff	Borrow O
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

# 1Bit Full Subtractor




$\text{Diff} = |A - B - \text{Borrow}|$   
 $\text{BorrowO} = 1 ; A < (B + \text{Borrow})$

A	B	Borrow I	Diff	Borrow O
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



# 1 Bit Comparator circuit



<b>A</b>	<b>B</b>	<b>A &lt; B</b>	<b>A = B</b>	<b>A &gt; B</b>
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

# 2Bit Comparator circuit

INPUT				OUTPUT		
A1	A0	B1	B0	A<B	A=B	A>B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

Truth Table for A > B:

B1B0 \ A1A0	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

Truth Table for A = B:

B1B0 \ A1A0	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1

Truth Table for A < B:

B1B0 \ A1A0	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

# 2Bit Comparator circuit

- $A > B$ 
  - $A1B1' + A0B1'B0' + A1A0B0'$
- $A = B$ 
  - $A1'A0'B1'B0' + A1'A0B1'B0 + A1A0B1B0 + A1A0'B1B0'$
  - $(A0 \text{ Ex-Nor } B0) (A1 \text{ Ex-Nor } B1)$
- $A < B$ 
  - $A1'B1 + A0'B1B0 + A1'A0'B0$

**A > B**

B1B0 \ A1A0	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0


**A = B**

B1B0 \ A1A0	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1


**A < B**

B1B0 \ A1A0	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0


# 2Bit Comparator circuit



# 4Bit Comparator circuit



# Cascading Comparator circuit



# **4-BIT CPU CREATION**


# Create a simple CPU

- Size: 4 Bits
- 2 Register (A and B)





# Register

- The register is used collecting data like as variable
- Register create from a memory (D-FF)
- Example Register A



# Register


- Signal
  - Clock
  - Read/Write
  - Input and Output (Bidirectional data)




# Instruction set

Inst. ID	Command
<b>0 (000)</b>	$A = 0$
<b>1 (001)</b>	$B = 0$
<b>2 (010)</b>	$A = A + 1$
<b>3 (011)</b>	$B = B + 1$
<b>4 (100)</b>	$A = A + B$
<b>5 (101)</b>	$A < B$ {Compare Bit (CB) = 1 and otherwise CB = 0}
<b>6 (110)</b>	Out A
<b>7 (111)</b>	Out B

Inst. [000] A = 0




# Inst. [001] B = 0




# Bus

- A bus is a group of wires that uses in circuit design to reduce the number of the connection.




# Inst. [010] $A=A+1$

- 1 Bit full-adder (FA)




# Inst. [010] $A=A+1$

- 4 Bit adder circuit






# Inst. [010] $A=A+1$



- Two clocks command
  - Calculate  $A + 1$  and keeping in Latch
  - Load data from latch to Register A


# Inst. [011] B=B+1




Inst. [100]  $A = A+B$

- How do we build  $A = A+B$  circuit?

# Inst. [100] $A = A+B$




# Inst. [100] $A = A+B$




# Inst. [101] $A < B$

- 1 Bit comparator circuit




# Inst. [101] $A < B$

- 4 Bit comparator circuit




# Inst. [101] $A < B$





Inst. [110] Out A


Inst. [111] Out B



# Control signals

- 8 Control signals

- 001
  - Step1
  - Step2
- 010
- 011
  - Step1
  - Step2
- 100
  - Step1
  - Step2
- 101
  - Step1
  - Step2
- 110
- 111



# Programmer writes a program

A = 0  
B = 0  
A = A+1  
A = A+1  
Out A  
B = B+1  
A = A+B  
Out A  
Out B

Inst. ID	Command
0 (000)	A = 0
1 (001)	B = 0
2 (010)	A = A+1
3 (011)	B = B + 1
4 (100)	A = A+B
5 (101)	A < B {Compare Bit (CB) = 1 and otherwise CB = 0}
6 (110)	Out A
7 (111)	Out B



Compile

• 0 1 2 2 6 3 4 6 7  
(Hex)

• 000  
• 001  
• 010  
• 010  
• 110  
• 011  
• 100  
• 110  
• 111



R  
U  
N


# Keeping program to memory

Address	Data	a0
0 (0000)	0 (000)	a1
1 (0001)	1 (001)	a2
2 (0010)	2 (010)	a3
3 (0011)	2 (010)	
4 (0100)	6 (110)	
5 (0101)	3 (011)	
6 (0110)	4 (100)	
7 (0111)	6 (110)	d0
8 (1000)	7 (111)	d1
9 (1001)	-	d2
10 (1010)	-	

**R**

- Memory
  - Address bus (a0-a3)
  - Data bus (d0-d2)
  - Read signal


# Read memory with a counter



# Decode instruction


- Decoding instruction uses a decoder circuit
  - 3 to 8

Inst. ID	Command
0 (000)	A = 0
1 (001)	B = 0
2 (010)	A = A + 1
3 (011)	B = B + 1
4 (100)	A = A+B
5 (101)	A < B {Compare Bit (CB) = 1 and otherwise CB = 0}
6 (110)	Out A
7 (111)	Out B



# Instructions use two clocks

- Control circuit
  - Counter 2 clock
  - Control each step in each instruction.



Memory	
Address	Data
0 (0000)	0 (000)
1 (0001)	1 (001)
2 (0010)	2 (010)
3 (0011)	2 (010)
4 (0100)	6 (110)
5 (0101)	3 (011)
6 (0110)	4 (100)
7 (0111)	6 (110)
8 (1000)	7 (111)
9 (1001)	-
10 (1010)	-

