# Preliminary

## **MOS Memories**

me81256

## **FUJITSU**

## MB81256-10, MB81256-12, MB81256-15

NMOS 262,144-Bit Dynamic Random Access Memory

81256 Lec

#### Description

The Fujitsu M881256 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The MB81256 features "page mode" which allows high speed random access of up to 512-bits within the same row. Additionally, the MB81256 offers new functional enhancements that make it more versatile than previous dynamic RAMs. Multiplexed row and column address inputs permit the MB81256 to be housed in a Jedec standard 16-pin dual in-line package and 18-pad LCC.

The MB81256 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-layer Polysilicon process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is used in the design, including dynamic sense amplifiers.

Clock timing requirements are noncritical, and the power supply tolerance is very wide. All inputs are TTL compatible.

#### Features


- 262,144 x 1-bit organization
- Row Access Time/Cycle Time: MB81256-10

100 ns Max/210 ns Min. MB81256-12


120 ns Max/230 ns Min. MB81256-15

- 150 ns Max/260 ns Min. ■ Low Power Dissipation: 314 mW max. (t<sub>RC</sub> = 260 ns) 25 mW (Standby)
- +5V supply voltage, ±10% tolerance
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible out-
- Common I/O capability using "Early Write" operation
- On-chip substrate bias generator


- Page Mode Capability
- Fast Read-Write Cycle,
- TRWC = TRC
- t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub>, t<sub>RWD</sub> eliminated ■ CAS-before RAS on chip refresh
- Hidden CAS-before-RAS on-chip refresh
- RAS-only refresh
- 4 ms/256 cycle refresh
- Output unlatched at cycle end allows two dimensional chip select
- On-chip Address and Data-in latches
- Industry standard 16-pin package



Cerdip Package DIP-16C-C04




Plastic Package DIP-16P-M03



Ceramic LCC LCC-18C-F04

MB81256-10 MB81256-12 MB81256-15

# MB81256 Block Diagram and Pin Assignments



81256LCC

**NOTE:** The following IEEE Std. 662-1980 symbols are used in this data sheet:  $D = Data In, \overline{W} = Write Enable, Q = Data Out.$ 

# Absolute Maximum Ratings (See Note)

Rating Voltage on Any Pin relative to V <sub>SS</sub> Operating Temperature (ambient)		Symbol	Value	Unit	
		VIN. VOUT, VCC	-1.0 to 7.0	٧	
		T <sub>OP</sub>	0 to 70	°C	
Storage Temperature	Gerdip Plastic	T <sub>STG</sub>	-55 to +150 -55 to +125	°C	
Power Dissipation		P <sub>D</sub>	1.0	W	
Short Circuit Output Current		los	50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

# Recommended Operating Conditions

(Referenced to V<sub>SS</sub>)

		Value				
Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Supply Voltage	Vss	0	0	0	V	0°C to +70°C (ambient)
Input High Voltage All Inputs	V <sub>IH</sub>	2.4		6.5	V	
Input Low Voltage All Inputs	V <sub>IL</sub>	-1.0		0.8	v	

RB

Capacitance (T<sub>A</sub> = 25 °C)

		Value			
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A <sub>0</sub> to A <sub>8</sub> , D	C <sub>IN1</sub>			7	ρF
Input Capacitance RAS, CAS and W	C <sub>IN2</sub>	_		10	pF
Output Capacitance Q	Соит			7	pF

**DC Characteristics** (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol		56-10 Max		56-12 Max	MB8125 Min	56-15 Max	/ Unit
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling; t <sub>RC</sub> = Min.)	I <sub>CC1</sub>	_	70	_	65	_	57	mA
STANDBY CURRENT Power Supply Current (RAS/CAS = V <sub>IH</sub> )	I <sub>CC2</sub>		4.5	_	4.5		4.5	mA
REFRESH CURRENT 1* Average Power Supply Current (RAS cycling, CAS = V <sub>IH</sub> ; t <sub>RC</sub> = Min.)	I <sub>CC3</sub>	_	60	_	55	_	50	mA
PAGE MODE CURRENT* Average Power Supply Current (RAS = V <sub>IL</sub> , CAS cycling; t <sub>PC</sub> = Min.)	I <sub>CC4</sub>		35	_	30	_	25	mA
REFRESH CURRENT 2* Average Power Supply Current (CAS before FAS; t <sub>RC</sub> = Min.)	I <sub>CC5</sub>	_	65	_	60	_	55	mA
INPUT LEAKAGE CURRENT Any Input, $(V_{IN}=0V\ to\ 5.5V,\ V_{CC}=5.5V,\ V_{SS}=0V,$ all other pins not under test = 0V)	I <sub>IL</sub>	-10	10	-10	10	10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data is disabled, V <sub>OUT</sub> = 0V to 5.5V)	l <sub>OL</sub>	- 10	10	- 10	10	10	10	μΑ
OUTPUT LEVEL Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	V <sub>OL</sub>	_	0.4	_	0.4	_	0.4	٧
OUTPUT LEVEL Output High Voltage (I <sub>OH</sub> = -5.0 mA)	V <sub>OH</sub>	2.4		2.4		2.4	_	٧

 $\textbf{Note*:} \ \textbf{I}_{CC} \ \text{is dependent on output loading and cycle rates. Specified values are obtained with the output open.}$ 

## **AC Characteristics**

(Recommended operating conditions unless otherwise noted.)



	Symbol		MB81256-10		MB81256-12		MB81256-15		
Parameter Notes	Alternate	*Standard	Min	Max	Min	Mex	Min	Max	Unit
Time between Refresh	t <sub>REF</sub>	TRVRV		4	_	4		4	ms
Random Read/Write Cycle Time	t <sub>BC</sub>	TRELREL	210	_	230		260	_	ns
Read-Write Cycle Time	t <sub>BWC</sub>	TRELREL	210		230		260		ns
Access Time from RAS (4), (6)	t <sub>RAC</sub>	TRELQV	_	100		120	_	150	ns
Access Time from CAS (5), (6)	t <sub>CAC</sub>	TCELQV	_	50		60		75	ns
Output Buffer Turn off Delay	toff	TCEHQZ	0	25	0	25	0	30	ns
Transition Time	t <sub>T</sub>	π	3	50	3	50	3	50	ns
RAS Precharge Time	t <sub>RP</sub>	TREHREL	90		100	_	100		ns
RAS Pulse Width	t <sub>RAS</sub>	TRELREH	110	100000	120	100000	150	100000	пѕ
RAS Hold Time	t <sub>RSH</sub>	TCELREH	60		60	_	75	_	ns
CAS Pulse Width	t <sub>CAS</sub>	TCELCEH	60	100000	60	100000	75	100000	ns
CAS Hold Time	t <sub>CSH</sub>	TRELCEH	110		120		150		ns
RAS to CAS Delay Time (4), (7)	t <sub>RCD</sub>	TRELCEL	20	50	22	60	25	75	ns
CAS to RAS Set Up Time	t <sub>CRS</sub>	TCEXREL	15		20		20		ns
Row Address Set Up Time	t <sub>ASR</sub>	TAVREL	0		0		0	_	ns
Row Address Hold Time	t <sub>RAH</sub>	TRELAX	10	_	12	_	15	_	ns
Column Address Set Up Time	t <sub>ASC</sub>	TAVCEL	0		0		0	_	ns
Column Address Hold Time	t <sub>CAH</sub>	TCELAX	15		20		25		ns
Read Command Set Up Time	tacs	TWHCEL	0		0		0		ns
Read Command Hold Time Referenced to CAS (10)	t <sub>RCH</sub>	TCEHWX	0		0		0		ns
Read Command Hold Time Referenced to RAS (10)	t <sub>RRH</sub>	TREHWX	20	_	20		20		ns
Write Command Set Up Time (8)	twcs	TWLCEL	0		0	_	0	-	ns
Write Command Pulse Width	t <sub>WP</sub>	TWLWH	15		20	_	25		ns
Write Command Hold Time	twch	TCELWH	15		20		25		ns
Write Command to RAS Lead Time	t <sub>BWL</sub>	TWLREH	40		50	_	60		ns
Write Command to CAS Lead Time	t <sub>CWL</sub>	TWLCEH	40		50		60		ns
Data In Set Up Time	t <sub>DS</sub>	TDVCEL	0		0		0		ns
Data In Hold Time	t <sub>DH</sub>	TCELDX	15		20		25		ns
CAS to W Delay (8)	t <sub>CWD</sub>	TCELWL	15		20		25	_	ns
Refresh Set Up Time for CAS Referenced to RAS	t <sub>FCS</sub>	TCELREL	20		25		30		ns
Refresh Hold Time for CAS Referenced to RAS	t <sub>FCH</sub>	TRELCEX	20		25	_	30		ns
Page Mode Read/Write Cycle Time	t <sub>PC</sub>	TCELCEL	100	_	120		150		ns
Page Mode Read-Write Cycle Time	1 <sub>PRWC</sub>	TCEHCEH	100		120		150		ns
Page Mode CAS Precharge Time	t <sub>CP</sub>	TCEHCEL	40		50		65		ns
Refresh Counter Test RAS Pulse Width (9)	tTRAS	TRELREH	230	10000	265	10000	320	10000	ns
Refresh Counter Test Cycle Time (9)	t <sub>RTC</sub>	TRELREL	330		375		430	_	ns
RAS Precharge to CAS Active Time	t <sub>RPC</sub>	TREHCEL	20		20		20		ns
Refresh Counter Test CAS Precharge Time (9)	t <sub>CPT</sub>	TCEHCEL	50		60		70		ns
CAS Precharge Time for CAS before RAS Refresh Cycle	t <sub>CPR</sub>	TCEHCEL	20	_	25	_	30	_	ns

See Notes on following page.

Notes: \*These symbols are described in IEEE STD. 662-1980: IEEE Standard terminology for semiconductor memory.

MB81256-10 MB81256-12 MB81256-15

# AC Characteristics, continued


## Notes:

- - If the internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh initialization cycles are required.
- 2. AC characteristics assume  $t_T = 5ns$ .
- V<sub>IH</sub> (Min.) and V<sub>IL</sub> (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- t<sub>RCD</sub> is specified as a reference point only. If t<sub>RCD</sub> ≤ t<sub>RCD</sub> (Max.) the specified maximum value of t<sub>RAC</sub> (Max.) can be met. If t<sub>RCD</sub> > t<sub>RCD</sub> (Max.) then t<sub>RAC</sub> is increased by the amount that t<sub>RCD</sub> exceeds t<sub>RCD</sub> (Max.).
- 5. Assumes that t<sub>RCD</sub> > t<sub>RCD</sub> (Max.).

- Measured with a load equivalent to 2 TTL loads and 100pF.
- 7.  $t_{RCD}$  (Min.) =  $t_{RAH}$  (Min.) +  $2t_T$  +  $t_{ASC}$  (Min.).
- 8. t<sub>WCS</sub> and t<sub>CWD</sub> are non restrictive operating parameters, and are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> > t<sub>WCS</sub> (Min.), the cycle is an early write cycle, and the data out pin will remain open circuit (High Impedance) throughout the entire cycle. If t<sub>CWD</sub> > t<sub>CWD</sub> (Min.), the cycle is a readwrite cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.
- 9. Test mode write cycle only.
- Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.

## **Timing Diagrams**


## Read Cycle






Don't Care


## Write Cycle (Early Write)




## Read-Write/Read-Modify-Write Cycle




## "RAS-Only" Refresh Cycle NOTE: CAS = V<sub>IH</sub>, W, D = Don't Care




## Page Mode Read Cycle




## Page Mode Write Cycle




## Hidden Refresh Cycle




## "CAS-Before-RAS" Refresh Cycle NOTE: A, W, D = Don't Care



## Page Mode Read-Write Cycle



## "CAS-Before-RAS" Refresh Counter Test Cycle



### Description

Simplified Timing Requirement The MB81256 has improved circuitry that eases timing requirements for high speed access operations. The MB81256 can operate under the condition of  $t_{RCD}$  (max) =  $t_{CAC}$ , thus providing optimal timing for address multiplexing. In addition, the MB81256 has minimal hold times for Addresses  $(t_{CAH})$ , Write-Enable  $(t_{WCH})$  and Data-in  $(t_{DH})$ . The MB81256 provides higher throughput in inter-leaved memory system applications. Fujitsu has made the timing requirements that are referenced to RAS nonrestrictive and deleted them from the data sheet. These include tAR, tWCR, tDHR and tRWD. As a result, the hold times o the Column Address, D and  $\overline{W}$  as well as  $t_{CWD}$  (CAS to  $\overline{W}$ Delay) are not restricted by

Fast Read-Write Cycle

The MB81256 has a fast readmodify-write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings described in the previous section. The output buffer is controlled by the state of W when CAS goes "low". When W is "low' during a CAS transition to "low", the MB81256 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. When W goes "low", after t<sub>CWD</sub> following a CAS transition to "low", the MB81256 goes into the delayed write mode. The output then contains the data from the cell selected and the data from D is written into the cell selected. Therefore, a very fast read-write cycle  $(t_{RWC} = t_{RC})$  is possible with the MB81256.

Address Inputs

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB81256. Nine row-address bits are established on the input pins ( $A_0$  through  $A_0$ ) and are latched with the Row Address Strobe (RAS). Nine column address bits are established on the input pins and latched with the

Column Address Strobe (CAS). All row addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold/Time (t<sub>RAH</sub>) specification has been satisfied and the address inputs have been changed from row addresses to column addresses.

### Write Enable

The read or write mode is selected with the  $\overline{W}$  input. A logic "high" on  $\overline{W}$  dictates read mode. A logic "low" dictates write mode. The data input is disabled when the read mode is selected.

Data Input

Data is written into the MB81256 during a write or read-write cycle. The last falling edge of W or CAS is a strobe for the data-in (D) register. In a write cycle, if W is brought "low" (write mode) before CAS, D is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, W will be delayed until CAS has made its negative transition. Thus D is strobed by W, and set-up and hold times are referenced to CAS.

## **Data Output**

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high impedance state until CAS is brought "low". In a read cycle, or a read-write cycle, the output is valid after trac from transition of RAS when t<sub>RCD(max)</sub> is satisfied, or after toac from transition of CAS when the transition occurs after t<sub>RCD(max)</sub>. Data remains valid until CAS is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

## Page Mode

Page mode operation permits strobing the row address into the MB81256 while maintaining PAS at a logic low (0) throughout all successive memory operations in which the row

address doesn't change. Thus, the power dissipated by the negative going edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

**RAS-Only Refresh** 

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-adresses  $(A_0-A_7)$  at least every 4 ms. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought "low". Strobing each of the 256 row-addresses  $(A_0-A_7)$  with RAS will cause all bits in each row to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

CAS-before-RAS Refresh CAS-before-RAS refreshing available on the MB81256 offers an alternate refresh method. If CAS is held "low" for the specified period (t<sub>FCS</sub>) before RAS goes to "low", onchip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CASbefore RAS refresh operation.

### Hidden Refresh

A hidden refresh cycle may take place while maintaining the latest valid data at the output by extending the CAS active time. For the MB81256, a hidden refresh cycle is a CAS-before-RAS refresh cycle. The internal refresh address counter provides the refresh addresses as in a normal CAS-before-RAS refresh cycle.

## CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the CAS-before-RAS refresh operation, if CAS goes to "high" and then goes to "low" again while RAS is held "low", the read and write operation are enabled.

This is shown in the CASbefore RAS counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

A ROW ADDRESS Bits  $A_0$  through  $A_7$  are defined by the refresh counter. The other bit  $A_8$  is set "high" internally.

A COLUMN ADDRESS All the bits  $A_0$  through  $A_8$  are defined by latching levels on  $A_0$  through  $A_8$  at the second falling edge of  $\overline{CAS}$ .

Suggested CAS-before RAS
Counter Test Procedure
The timing, as shown in the
CAS-before RAS Counter Test
Cycle, is used for all the
following operations:

- Initialize the internal refresh counter. For this operation, 8 cycles are required.
- (2). Write a test pattern of "low"s into memory cells at a single column address and 256 row address.
- (3). Using a read-modify-write cycle, read the "low" written at the last operation (Step 2) and write a new "high" in the same cycle. This cycle is repeated 256 times, and "high"s are written into the 256 memory cells
- (4). Read the "high"s written at the last operation (Step 3).

(5). Complement the test pattern and repeat steps (2), (3) and (4).