

MOS INTEGRATED CIRCUIT μ PD70108

V20[™] 16-/8-BIT MICROPROCESSOR

The μ PD70108 (V20) is a CMOS 16-/8-bit microprocessor. It has a 16-bit architecture and is equipped with a 8-bit data bus. The μ PD70108 has a powerful instruction set which includes bit processing and packed BCD operation and high speed multiplication/division instructions, etc. and contains an 8080 emulation function. Further, the μ PD70108 contains a standby function which can greatly lower its power consumption. The μ PD70108 is software compatible with the 16-bit microprocessor μ PD70116 (V30TM).

Its functions are described in details in the manual indicated below. Please read this manual before starting design.

- V20, V30 User's Manual Hardware: IEM-871
- 16-bit V Series User's Manual Instruction: IEU-804

FEATURES

- Memory addressing space: 1 M bytes
- Minimum instruction execution time:
 - : 400 ns (5 MHz, 5 V; 70108-5)
 - 250 ns (8 MHz, 5 V; 70108-8)
 - 200 ns (10 MHz, 5 V; 70108-10)
- High-speed multiplication/division instruction:
 - : 3.8 to 11.4 µs (5 MHz, 5 V; 70108-5)
 - 2.4 to 7.1 μs (8 MHz, 5 V; 70108-8)
 - 1.9 to 5.7 μ s (10 MHz, 5 V; 70108-10)
- · High-speed block transfer instruction:
 - : 625 K words/second (5 MHz, 5 V; 70108-5)
 - 1 M words/second (8 MHz, 5 V; 70108-8)
 - 1.25 M words/second (10 MHz, 5 V; 70108-10)
- Following microprocessors are offered as a dedicated clock pulse generator/driver.
 - μ PD71084 : for μ PD70108-5 and -8 • μ PD71011 : for μ PD70108-5 and -8
 - μPD71011-10 : for μPD70108-10

The information in this document is subject to change without notice.

Document No. IC-1827B (O.D. No. IC-6659D) Date Published June 1994 P Printed in Japan

The mark ★ shows revised points.

: **=** 6427525 0063365 108 **=**

© NEC Corporation 1989



★ ORDERING INFORMATION


Part Number	Package	Max. operation freq.(MHz)
μPD70108C-5	40-pin plastic DIP (600 mil)	5
μPD70108C-8	40-pin plastic DIP (600 mil)	8
μPD70108C-10	40-pin plastic DIP (600 mil)	10
μPD70108GC-5-3B6	52-pin plastic QFP (14 mm)	5
μPD70108GC-8-3B6	52-pin plastic QFP (□ 14 mm)	8
μPD70108GC-10-3B6	52-pin plastic QFP (☐ 14 mm)	10
μPD70108L-5	44-pin plastic QFJ (☐ 650 mil)	5
μPD70108L-8	44-pin plastic QFJ (☐ 650 mil)	8
μPD70108L-10	44-pin plastic QFJ (☐ 650 mil)	10

QUALITY GRADE

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


PIN CONFIGURATION (Top View)



NC: No Connection

IC: Internally Connected (Connect to GND.)


6427525 0063367 TAO I



NC: No Connection

IC: Internally Connected (Connect to GND.)


μPD70108 BLOCK DIAGRAM



■ 6427525 0063369 853 **■**

CONTENTS

1.	PIN F	UNCTIONS	8
2.	REGI	STER CONFIGURATION	14
	2.1	PFP (Prefetch Pointer)	14
	2.2	Q0 to Q3 (Prefetch Queue)	14
	2.3	DP (Data Pointer)	14
	2.4	TEMP (Temporary Communication Register)	14
	2.5	Segment Register (PS, SS, DS0, DS1)	15
	2.6	ADM (Address Modifier)	15
	2.7	General Registers (AW, BW, CW, DW)	15
	2.8	Pointer (SP, BP) and Index Register (IX, IY)	1€
	2.9	TA/TB (Temporary Register/Shifter A/B)	16
	2.10	TC (Temporary Register C)	1€
	2.11	ALU (Arithmetic & Logic Unit)	16
	2.12	PSW (Program Status Word)	16
	2.13	LC (Loop Counter)	17
	2.14	PC (Program Counter)	17
	2.15	EAG (Effective Address Generator)	17
	2.16	Instruction Decoder	18
	2.17	Microaddress Register	
	2.18	Microinstruction ROM	18
	2.19	Microinstruction Sequence Circuit	18
3.	weu	SPEED EXECUTION OF INSTRUCTIONS	4.0
5.			
	3.1	Dual Data Bus Method	
	3.2	Effective Address Generator	
	3.3	16-/32-Bit Temporary Register/Shifter (TA, TB)	
	3.4	•	
	3.5	PC and PFP	20
4.	DESC	RIPTION OF CHARACTERISTIC INSTRUCTIONS	21
	4.1	Variable Length Bit Field Operation Instructions	21
	4.2	Packed BCD Operation Instructions	23
	4.3	Stack Operation Instructions	24
	4.4	Array Index Check Instructions	30
	4.5	Mode Operation Instructions	31
	4.6	Floating-Point Operation Coprocessor Instruction	33
5.	INTE	RRUPT OPERATIONS	34
6.	STAN	IDBY FUNCTIONS	37
7.	1/O A	DDRESS RESERVE	37



8.	INSTRUCTION SET	3
9.	ELECTRICAL SPECIFICATIONS	6
10.	PACKAGE DRAWINGS	7
11.	RECOMMENDED SOLDERING CONDITIONS	8

1. PIN FUNCTIONS

There are some pins which work for either a small system or a large system, and others for both small and large systems.

(1) A15 to A8 (Address Bus) ... small/large

These pins output the middle 8 bits of the 20-bit address information. They are 3-state outputs and become high-impedance during hold-acknowledge.

(2) AD7 to AD0 (Address/Data Bus) ... small/large

These are buses for both address and data. They output the lower 8 bits of 20-bit address information and input/output data using the time-division method.

The 16-bit data input/output is divided into two times. The 1st byte is lower and the 2nd byte is higher.

These pins are 3-state inputs/outputs and they become high-impedance during hold-acknowledge and interruption.

(3) NMI (Non-Maskable interrupt) ... small/large

This is an interrupt request input which is non-maskable by software.

This input is active at the rising edge, and it can be detected at any clock cycle. The actual interrupt servicing begins after the completion of executing instruction.

Interrupt start address for the above interrupt is decided by the interrupt vector 2.

After the rising edge, NMI signal must be kept at the high level of the minimum 5 clock cycles. Its priority is shown below. Hold request can be accepted during the NMI acknowledge.

INT < NMI < HLDRQ (small) or RQ (large)

This interrupt can be used for the release of a standby mode.

(4) INT (Maskable Interrupt) ... small/large

This is an interrupt request input which is maskable by software.

This input is active at the high level and can be detected at the last clock cycle of an instruction, then accepted if this input is interrupt enable status (if interrupt enable flag IE is set). The external device checks if the INT interrupt request has been accepted or not by INTAK signal output from the CPU.

INT signal must be kept at a high level until the first INTAK signal is output.

The priority is shown below. If a NMI arises simultaneously, the NMI takes priority over the INT. Hold request can be accepted during the INT acknowledge.

INT < NMI < HLDRQ (small) or RQ (large)

This interrupt can be used for the release of a standby mode.

(5) CLK (Clock) ... small/large

This is an external clock input.



(6) RESET (Reset) ... small/large

This is a CPU reset input which is active at the high level. It takes priority over all operations. After RESET is released, the CPU starts a program from FFFF0H.

RESET input is used not only for usual CPU start, but also for the release of a standby mode.

(7) READY (Ready) ... small/large

When memory or I/O cannot end the read/write operation within the basic access time of the CPU, this signal is requested to be inactivated (at the low level) to generate wait state (TW) in the CPU, and to extend the read/write cycle.

If the READY signal is active (at the high level) at T3 or TW state, the CPU won't generate any wait state.

Since this signal cannot guarantee correct operation unless it satisfies setup/hold time, it should be synchronized with an external device.

(8) POLL (Poll) ... small/large

POLL input is checked by a POLL instruction. If the signal is at the low level, the next instruction is executed. If it is at the high level, POLL input is checked every 5-clock cycle which continues until the signal is at the low level.

These functions are utilized to synchronize the CPU's program with external device operations.

(9) INTAK (Interrupt Acknowledge) ... small

This pin outputs when it receives INT signal. An external device inputs the interrupt vector in synchronization with this signal to the CPU through data buses (AD7 to AD0).

This output is fixed at the high level in a standby mode.

(10) ASTB (Address Strobe) ... small

This is a strobe signal which is output to latch address information into an external latch. Once this output gets at the high level (for about 1/2 clock) in a standby mode, then it is fixed at the low level.

(11) BUFEN (Buffer Enable) ... small

This is a signal used as an output enable signal of external bi-directional buffers. It is output when data is exchanged with memory or I/O, or an interrupt vector is input.

This output is fixed at the high level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

(12) BUF R/W (Buffer Read/Write) ... small

This signal is output to decide the data transfer direction of external bi-directional buffers. It shows the sending direction from the CPU to an external device at a high level, and the receiving direction from an external device to the CPU at the low level.

This output is fixed at the high or low level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

(13) IO/M (IO/Memory) ... small

The signal is output to differentiate I/O access from memory access. It shows the I/O at the high level, and memory at the low level.

This output is fixed at the high or low level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

(14) WR (Write Strobe) ... small

The signal is output when data is written to I/O or memory, the distinction between I/O and memory is executed by the IO/\overline{M} signal.

This output is fixed at the high level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

(15) HLDAK (Hold Acknowledge) ... small

An acknowledge signal is output, which shows that the CPU received a hold request signal (HLDRQ).

While this signal is active (at the high level), address bus, address/data bus, and control bus of 3-state output is high-impedance.

(16) HLDRQ (Hold Request) ... small

A signal is input, which allows an external device to request the CPU to release address bus, address/data bus, and control bus.

Since this signal cannot guarantee correct operation unless it satisfies setup time, it should be synchronized with external device.

★ (17) RD (Read Strobe) ... small/large

This signal is output when reading data from I/O or memory. The distinction between the I/O and the memory is executed by the IO/\overline{M} .

This signal exists originally for a small mode, but it may be output at the same timing in a large mode.

This output is fixed at the high level in a standby mode.

This pin is a 3-state output, its impedance is high during the hold acknowledge.

★ (18) S/LG (Small/Large) ... small/large

This is a pin to decide the CPU operation mode. This pin is used fixed at the high or low level. This pin operates at the high level in a small mode, and at the low level in a large mode.

The pin numbers indicated differentiate their functions depending on the mode to be operated, then each pin has its own name.

Pir	Number	-Nate	Fund	ction
DIP	QFP	QFJ	S/LG = High	S/LG = Low
24	38	27	INTAK	Q\$1
25	39	28	ASTB	QS0
26	41	29	BUFEN	BS0
27	42	30	BUF R/W	BS1
28	43	31	IO/M	BS2
29	44	32	WR	BUSLOCK
30	45	33	HLDAK	RQ/AK1
31	47	34	HLDRQ	RQ/AK0
34	50	37	LBS0	Always high

Note Pin number is different from package.



(19) LBS0 (Latched Bus Status 0) ... small

This signal is used with the IO/\overline{M} signal and BUFR/W signal and informs external what the current bus cycle is.

IO/M	BUFR/W	LBS0	Bus cycle
	0	0	Program fetch
。		`1	Memory read
"	1	. 0	Memory write
	' [1	Receiving state
	0	0	Interruption acknowledge
١.		1	I/O read
, '	1	0	I/O write
		1	Hold

(20) A19/PS3 to A16/PS0 (Address Bus/Processor Status) ... small/large

This is a dual-function output pin for address bus and processor status signal, the contents of each pin are output by time multiplexing.

As an address bus, the upper 4 bits are output out of the 20-bit memory address. 0 is output to all bits during the I/O access.

Processor status signal is output to both memory and I/O accesses. PS3 is always 0 in native mode, and always 1 in an emulation mode. The contents of interrupt enable flag (IE) is output to PS2. PS1 or PS0 shows which segment is currently used.

A17/PS1	A16/PS0	Segment
0	0	Data segment 1
0	1	Stack segment
1	0	Program segment
1	1	Data segment 0

These outputs are fixed at the high or low level in a standby mode.

The A19/PS3 to A16/PS0 pins are 3-state outputs and impedance is high during the hold acknowledge.

(21) QS1, QS0 (Queue Status) ... large

This signal notifies an external device (floating-point operation coprocessor) of the instruction queue status in the CPU.

QS1	QS0	Status of Instruction Queue
0	0	No operation (no change in the queue)
0	1	First byte of instructions
1	0	Empty
1	1	After 2nd byte of instructions

This status of instruction queue represents the status when EXU accesses an instruction queue. The contents which are output to the QS1 and QS0 pins are effective only in the 1 clock cycle immediately after this queue access.

This status signal is offered so that the coprocessor for floating-point operation can monitor the CPU program execution state and process when the control is shifted to the coprocessor itself (by FPO: Floating-Point Operation instruction).

These outputs are fixed at the low level in standby mode.

(22) BS2 to BS0 (Bus Status) ... large

This is a status signal to inform an external bus controller what the current bus cycle is.

The external bus controller decodes these signals, and generates control signals to access memory or I/O.

BS2	BS1	BS0	Bus Cycles
	0	0	Interrupt acknowledge
	0	1	I/O read
"		0	I/O write
	1	1	Halt
	_	0	Program fetch
١.	0	1	Memory read
'		0	Memory write
		1	Passive status

These outputs are fixed at the high level in a standby mode.

These pins are 3-state outputs, and impedance is high during the hold acknowledge.

These signals become high when the clock rises immediately after RESET is activated and remain high until the next rise of the clock. After this 1 clock cycle, the signals become high-impedance.

(23) BUSLOCK (Bus Lock) ... large

This is the signal to request the other master CPUs in a multiprocessor system not to use system bus, when 1 instruction following the BUSLOCK front end instruction is being executed.

This output is fixed at the high level in a standby mode (however, it is fixed at the low level if BUSLOCK instruction exists before HALT instruction).

This pin is a 3-state output and impedance is high during the hold acknowledge.

(24) RQ/AK1, RQ/AK0 (Hold Request/Acknowledge) ... large

RO/AK1 and RO/AK0 are common pins for both bus hold request input (RO) and bus hold acknowledge signal output (AK). Their priority is as follows:

RO/AK1 < RO/AK0

These pins are 3-state inputs/outputs. They incorporate a pull-up resistor and are set inactive (at the high level) in the open (float) status.

When this signal is used as a bus hold request input (RQ), it cannot guarantee correct operation unless it satisfies setup/hold time. Therefore, it should be synchronized with an external device.

12

■ 6427525 0063376 T93 **■**

- (25) Von (Power Supply) ... small/large
 This is a positive power supply pin.
- (26) GND (Ground) ... small/large
 This is a GND potential.
- (27) IC (Internally Connected)
 Set this to a GND potential.

2. REGISTER CONFIGURATION

2.1 PFP (Prefetch Pointer)

Prefetch pointer is a 16-bit binary counter holding offset information of the program memory address which BCU is to prefetch to an instruction queue.

The PFP is incremented every time BCU prefetches instruction bytes from a program memory. Also, a new location is loaded when branch, call, return, or break instruction is executed. The contents of PFP at this point are same as that of the PC (Program Counter).

PFP is always used together with PS (Program Segment) register.

2.2 Q0 to Q3 (Prefetch Queue)

The μ PD70108 has a 4-byte instruction queue (FIFO). It can store the maximum instruction code of 4 bytes which BCU prefetches.

The instruction codes stored in the queue are fetched and executed by EXU.

When branch, call, return, or break instruction is executed, or external interrupt is processed, the queue contents are cleared, and an instruction of a new location is prefetched.

Usually, the μ PD70108 executes prefetch if the queue has blank of 1 byte or more.

If the average execution time of several sequential instructions exceeds the number of clocks, to some extent, which is necessary for prefetching the instruction codes of each instruction, and when EXU ends the execution of one instruction, then the instruction codes which EXU can execute consecutively will be ready in a queue, and the fetch time from external memory may be deducted from the instruction execution time. Therefore, it is possible to increase the processing speed compared with the CPU which fetches and executes in each instruction.

The effect of queue will be reduced, in inverse proportion to the number of instructions whose queue is cleared like the above-mentioned execution of branch instruction, or if the instructions with short execution time continue.

2.3 DP (Data Pointer)

Data pointer is a 16-bit register which specifies the address for reading/writing variables.

The contents of register including the offset of the effective and memory addresses which are created in EA generator are transferred to this data pointer.

2.4 TEMP (Temporary Communication Register)

This is a 16-bit temporary communication register between an external data bus and EXU.

For the purpose of byte access, TEMP can read/write upper and lower bytes independently.

Basically, EXU terminates write operations by transferring data to TEMP, then confirms the data transfers from an external bus to TEMP and terminates read operations.

2.5 Segment Register (PS, SS, DS0, DS1)

In the μ PD70108, memory address is divided into logical segments by the 64K bytes, the start address of each segment is specified by a segment register, the offset after the start address is specified either by another register or an effective address.

There are four types of segment registers:

Segment Register	Default Offset
PS (Program Segment)	PFP
SS (Stack Segment)	SP, effective address
DS0 (Data Segment 0)	IX, effective address
DS1 (Data Segment 1)	IY

A pair of PS and PFP (Prefetch Pointer) and that of DS1 and IY are fixed.

SS is paired with SP in normal stack operation, but it offsets effective address when BP register is selected as a base register.

DS0 is used together with IX in a block transfer processing, but it offsets effective address in the other processing.

In the addressing which defines SS as a segment register when using BP register as a base register, it is possible to use the other 3 types of segment registers for a segment selection by using segment overlaid prefix instruction (PS:, DS0:, DS1:).

2.6 ADM (Address Modifier)

ADM (Address Modifier) performs the generation of physical address (addition of segment register to PFP or DP) and the increments of PFP (Prefetch Pointer).

2.7 General Registers (AW, BW, CW, DW)

There are four different types of 16-bit general registers. It is possible to access as an 8-bit register (AH, AL, BH, BL, CH, CL, DH, and DL) by dividing each register into the upper and lower 8 bits.

Therefore, these registers can be used as an 8-bit or 16-bit register for a variety of instructions, such as transfer instructions, arithmetic operation instructions, and logical operation instructions.

Also, the following list shows that the each register can be used as a default register for a specific instruction processing.

AW: Word multiplication/division, word I/O, data conversion

AL : Byte multiplication/division, byte I/O, BCD rotate, data conversion, translation

AH : Byte multiplication/division

BW: Translation

CW: Loop control branch, repeat prefix

CL : Shift instruction, rotate instruction, BCD operation

DW: Word multiplication/division, indirect addressing I/O

2.8 Pointer (SP, BP) and Index Register (IX, IY)

These are used as a base pointer or an index register during the memory access executed by based addressing, indexed addressing, and based/indexed addressing.

Like a general register, they can be used for instructions, such as transfers, arithmetic operations, and logical operations, but they cannot be used as an 8-bit register for the same instructions.

The following list shows that each register can be used as a default register for the purpose of a specific processing.

SP: Stack manipulation

IX : Block transfer (on the source side), BCD string operation

IY: Block transfer (on the destination side), BCD string operation

2.9 TA/TB (Temporary Register/Shifter A/B)

TA/TB are 16-bit temporary registers/shifters which are used for multiplication/division and shift/rotate (including BCD rotate) instructions.

TA and TB work as a 32-bit temporary register/shifter when executing the multiplication/division instructions, while only TB works as a 16-bit temporary register/shifter when executing the shift/rotate instructions.

Both TA and TB can read/write the upper and lower byte independently between the internal buses. TA/TB are inputs of ALU.

2.10 TC (Temporary Register C)

TC is a 16-bit temporary register which is used for the internal processing, such as multiplication/division, etc.

TC is an input of ALU.

2.11 ALU (Arithmetic & Logic Unit)

ALU (Arithmetic & Logic Unit) consists of a full adder and a logic unit, and it performs the arithmetic operations (addition/subtraction/multiplication/division, increment, decrement, and complement operations) and the logical operations (test, AND, OR, and XOR, and the bit-wise test, set, clear, and inversion).

2.12 PSW (Program Status Word)

Program status word consists of the 6 types of status flags and the 4 types of control flags.

Status flags

- V (Overflow)
- S (Sign)
- Z (Zero)
- AC (Auxiliary Carry)
- P (Parity)
- CY (Carry)

Control flags

- MD (Mode)
- DIR (Direction)
- IE (interrupt Enable)
- BRK (Break)

These flags are stack processed by manipulating the following word images.

_										6						-	
	MΩ	1	1	1	٧	D I R	E	B R K	s	Z	0	A C	0	Р	1	C Y	PSW

Status flags are automatically set and reset according to the execution result (data value) of each instruction.

CY flag can be set, reset, or inverted directly by instructions.

Control flags are set or reset by instructions, then control the CPU operations.

MD flag is reloadable only between the execution of BRKEM instruction and that of RETEM instruction, it may not be restored in other places even if RETI, or POP PSW instruction is executed.

2.13 LC (Loop Counter)

LC (Loop Counter) is a 16-bit register which counts the number of loops of the primitive block transfer/ I/O instructions (MOVBK, OUTM, etc.) controlled by repeat prefix instructions (REP, REPC, etc.), and the number of shifts of multi-bit shift/rotate instructions.


2.14 PC (Program Counter)

The program counter is a 16-bit binary counter which holds the offset information of the program memory address which the EXU is currently to execute.

The PC is incremented each time a microprogram fetches an instruction byte out of an instruction queue. Also, a new location is loaded when branch, call, return, or break instruction is executed. The contents of the PC at this point are same as the PFP (Prefetch Pointer).

2.15 EAG (Effective Address Generator)

EAG (Effective Address Generator) is a circuit which performs high-speed effective address calculations needed during the memory access. It terminates the calculation by two clocks in all addressing modes.



If it reads the byte (the 2nd or 3rd byte) specified by the instruction's operand and requires memory access, it will generate a control signal related to the ALU and the associated register operation, and will calculate an effective address to transfer the signal to the DP (Data Pointer).

If necessary, it requests the BCU to activate a bus cycle (memory read).



2.16 Instruction Decoder

Instruction decoder classifies the 1st byte of an instruction code into the groups with a specific function, and holds it during the execution of microinstruction.

2.17 Microaddress Register

Microaddress register specifies the address of microinstruction ROM which should be executed consecutively.

When starting the execution of microinstructions, the 1st byte of instructions stored in a queue as a start address is read into this register, and the register specifies the start address of the specific microinstruction sequence.

2.18 Microinstruction ROM

Microinstruction ROM holds 29-bit width of microinstructions for 1024 words.

2.19 Microinstruction Sequence Circuit

This circuit manages the control of a microaddress register, the output control of a microinstruction ROM, and synchronization of the EXU and BCU.




3. HIGH SPEED EXECUTION OF INSTRUCTIONS

In order to reduce the instruction execution time, the μ PD70108 is equipped with the following hardware features.

- · EXU internal dual data bus
- · Effective address generator
- 16-/32-bit temporary register/shifter (TA, TB)
- 16-bit loop counter (LC)
- PC (Program Counter) and PFP (Prefetch Pointer)

3.1 Dual Data Bus Method

In order to reduce the number of processing steps required for executing instructions, the dual data bus method of main data bus (16-bit) and sub data bus (16-bit) is adopted. This method realizes roughly 30% reduction of processing time (compared with a single bus method) in addition/subtraction, logical operations, and compare instructions.



Example ADD AW, BW; AW ← AW + BW

Single bus Dual bus

Step 1 ALU ← AW ALU ← AW, BW

2 ALU ← BW AW ← ALU

3 AW ← ALU


19

■ 6427525 0063383 123 **■**

3.2 Effective Address Generator

This is a circuit which may perform high-speed processing of effective address calculation required during the memory access.

This dedicated hardware has realized the high-speed processing which is several times faster than the microprogram method. It requires just 2 clocks for effective address calculations in all addressing modes, while the microprogram method requires 5 to 12 clocks for the calculation.



3.3 16-/32-Bit Temporary Register/Shifter (TA, TB)

Temporary register/shifter (TA, TB) is offered for multiplication/division and shift/rotate instructions. The adoption of this circuit has increased the speed of multiplication/division instructions particularly. This speed is 4 times as fast as that of the microprogram method.

TA + TB: 32-bit temporary register/shifter for multiplication/division instructions

TB: 16-bit temporary register/shifter for shift/rotate instructions

3.4 Loop Counter (LC)

This counts the number of loops of primitive block transfer/I/O instruction which is controlled by repeat prefix instruction, and the number of shifts of multi-bit shift/rotate instruction.

For example, the multi-bit rotate of register is executed as follows. It has increased the speed up to two times that of microprogram method.

RORC AW, CL; CL = 5

Microprogram method LC method

 $8 + 4 \times 5 = 28$ clocks 7 + 5 = 12 clocks

3.5 PC and PFP

The hardware contains both a prefetch pointer (PFP) which addresses program memory prefetching, and a program counter (PC) which addresses program memory which is going to be executed. Because of this, the instruction execution time for branch, call return, and break instructions has been reduced for another few clocks, compared with a microprocessor with one PFP.

4. DESCRIPTION OF CHARACTERISTIC INSTRUCTIONS

4.1 Variable Length Bit Field Operation Instructions


There are two types of instructions, INS (Insert Bit Field) and EXT (Extract Bit Field). These instructions are very effective for a computer plotting and a high-level language. For example, they may be applied to a packed array of Pascal and a record-type data structure.

(1) INS reg8, reg8'/INS reg8, imm4

This instruction transfers the lower bit data (out of the 16-bit data of AW register) which has a length specified by the 2nd operand, to memory area which is decided by a byte offset which is addressed by a segment register DS1 and a indexed register IY, and a bit offset which is specified by the values (0 to 15) of the 1st operand.

After the completion of transfer, the register which is specified by both IY register and the 1st operand is automatically updated to show the next bit field.

The effective values of the 2nd operand are 0 to 15 (1-bit length at 0, 16-bit length at 15) only.




Bit field data can extend over the byte boundaries of memory.

(2) EXT reg8, reg8'/EXT reg8, imm4

This loads a bit field data with a bit length defined by the 2nd operand, from the memory area decided by the bit offset specified by a byte offset which is addressed by a segment register DS0 and an index register IX and a bit offset which is specified by the values (0 to 15) of the 1st operand, to the AW register.

After the completion of transfer, the register which is specified by both IX register and the 1st operand is automatically updated to show the next bit field.

The effective values of the 2nd operand are 0 to 15 (1-bit length at 0, 16-bit length at 15) only.



Bit field data can extend over the byte boundaries of memory.

4.2 Packed BCD Operation Instructions

The instructions consist of ADD4S, SUB4S, and CMP4S which may process packed BCD in a string form, and ROR4 and ROL4 which process it as a byte/word operand.

(1) ADD4S

This instruction sums a packed BCD string addressed by an index register IX and that by a index register IY, and stores the result to a string which is addressed by IY. The string length (number of BCD digits) is decided by a CL register. The operation result affects both a zero flag (Z) and a carry flag (CY).

BCD string (IY, CL) ← BCD string (IY, CL) + BCD string (IX, CL)

(2) SUB4S

This instruction subtracts a packed BCD string addressed by an index register IX from that by an index register IY, and stores the result to a string addressed by IY. The string length (number of BCD digits) is decided by a CL register. The operation result affects both a zero flag (Z) and a carry flag (CY).

BCD string (IY, CL) ← BCD string (IY, CL) - BCD string (IX, CL)


(3) CMP4S

This instruction performs the same subtraction as SUB4S does, but it does not store the result, and only affects a zero flag (Z) and a carry flag (CY).

BCD string (IY, CL) - BCD string (IX, CL)


(4) ROL4

This instruction handles either a register which is directly addressed by an instruction byte or byte data of memory as BCD data, then rotates its one digit to the left through the lower 4 bits (ALL) of an AL register.



(5) ROR4

This instruction handles either a register which is directly addressed by an instruction byte or byte data of memory as BCD data, then rotates its one digit to the right through the lower 4 bits (ALL) of an AL register.



4.3 Stack Operation Instructions

(1) PREPARE imm16, imm8

This instruction is used to create a "Stack Frame" which is necessary for a block-structured high-level language (e.g. Pascal, Ada, etc.). A stack frame contains both a pointer group pointing a frame of variables which may be referred from the procedures and the area of local variables. Description is continued below using an example program made by a Pascal type language.

```
program EXAMPLE;
  procedure P:
     var a,b,c,;
     procedure Q;
       var d,e;
       procedure R;
          var f,g;
         begin
            d:=a+f+g;
         end:
       begin
         R;
         b:=d+e;
       end;
    begin
       a:=b+c;
       0:
    end:
(*main program*)
  begin
       P:
  end.
```

Remark A word is used for all variables.

This is a program example in which 3-layered procedure blocks are nesting. Procedure P defines variables a, b, and c, procedure Q defines d and e, and procedure R defines f and g. Therefore, global variables a, b, and c, are referred from procedure Q, and variables a, b, c, d, and e from procedure R.


The PREPARE instruction copies a frame pointer to reserve the area of local variables and to enable the reference to global variables. The 1st operand specifies an area size (byte unit) to be reserved for local variables, and the 2nd operand shows the depth of the procedure block (the depth is called "lexical level").


The frame's base address which is created by the PREPARE instruction is set to a base pointer BP. After having compiled the EXAMPLE program, this program converts itself to a program listed in the next page (The DISPOSE instruction which is used in an assembler program returns the state of both a stack pointer SP and a base pointer BP to the state immediately before the PREPARE instruction is executed. Please refer to (2)).

; ASSEMBLER PROGRAM

```
START:
        MOV
                    SP,
                         SPTOP
         MOV
                         SP
                                     1
         CALL
                                     ②
                    Р
         BR
                    SYSTEM
P:
         PREPARE
                    6, 1
                                     3
         MOV
                         [BP] [B+BLEVEL*2]
                    AW,
         ADD
                    AW,
                         [BP] [C+CLEVEL*2]
         MOV
                    [BP] [A+ALEVEL*2], AW
         CALL
         DISPOSE
         RET
Q:
         PREPARE
                                     4
                    4, 2
         CALL
                    R
         MOV
                    AW,
                         [BP] [D+DLEVEL*2]
         ADD
                    AW,
                         [BP] [E+ELEVEL*2]
         MOV
                          [BP][BLEVEL*2]
         MOV
                    SS: [IY] [B+BLEVEL*2], AW
         DISPOSE
         RET
R:
         PREPARE
                                     (3)
         MOV
                    AW.
                         [BP] [F+FLEVEL*2]
         ADD
                    AW,
                         [BP][G+GLEVEL*2]
         MOV
                    IY,
                          [BP][ALEVEL*2]
         ADD
                         SS:[IY][A+ALEVEL*2]
         MOV
                          [BP][DLEVEL*2]
         MOV
                    SS: [IY] [D+DLEVEL*2], AW
         DISPOSE
         RET
                    ALEVEL =
                    BLEVEL = -1
                    CLEVEL =
                    DLEVEL =
                    ELEVEL = -2
                    FLEVEL = -3
                    GLEVEL = -3
```

The process in which a stack frame is created as the program runs is illustrated in the following pages. Numbers correspond to those placed in the program's comment list.





The PREPARE instruction saves BP to a stack first in order to restore the BP of a procedure at the called side when the procedure finishes. Then, it pushes a frame pointer (a saved BP) onto the stack within the range accessible from the called procedure. The accessible range equals to the value which is subtracted by one from the lexical level of the procedure.

If the lexical level is one or more, the instruction pushes its own frame point onto the stack. This is done to copy a frame pointer of the called procedure, when the instruction copies a frame pointer in the other procedure which was called from this procedure.

Then, the instruction sets the value of new frame pointer to BP, and reserve the area of the local variables to be used in the procedure, onto the stack. I.e. it subtracts the value worthy of local variables from SP.

```
display = 2nd operand
  dynamics = 1st operand
SP = SP-2;
(SP) = BP;
temp = SP;
if display > 0 then begin
  repeat display - 1 times
    begin
       SP = SP-2;
       BP = BP-2;
       (SP) = (BP);
    end;
  SP = SP-2;
  (SP) = temp;
  end;
BP = temp;
SP = SP-dynamics
```

Data access

(a) Access of local variables

Local variables are placed in the frame of the procedure itself. Therefore, the effective address EA.L of a local variable is calculated by the following formula.

This "offset" is the sum of the offset values which are located from a frame size stacked onto the frame (the base value of an accessible frame) and the base value of local variable area, to that variable.

(b) Access of global variables

Global variables are located in the address added by the offset value which accesses the target base pointer out of the old base pointers loaded onto the stack frame and attempts to access the value.

Therefore, the effective address EA.G of global variables is calculated by the following expression:

```
EA.G = SS: ((SS: (BP + offset1)) + offset2)
```

This offset1 is the offset value from the base value (BP value) of the current frame to the address in which the base address of a frame (including the global variable to be referred) is stored. Also, the offset2 is the offset value from the base value of a frame which holds the variable to be referred to that variable.

(2) DISPOSE

This instruction releases one of the stack frames which is created by PREPARE instruction. For BP it loads a point value which points the previous frame, while for SP it loads a point value which points the least significant address of a frame.

SP = BP;

BP = (SP);

SP = SP + 2

4.4 Array Index Check Instructions

This is an instruction to check whether the index value to specify if an element exists in the defined area or not, in array-type data structure. If the index value exceeds the area, it activates BRK5.

The defined area value should be set to the 2 words (setting the lower bound value at the 1st word, and the upper bound value at the 2nd word) in the memory, before CHKIND instruction is executed. The index value is for the register (any 16-bit register) which an array manipulation program is using.

```
CHKIND reg 16, mem 32

If (mem 32) > reg16 or (mem 32 + 2) < reg16

T A← (015H, 014H)

T C← (017H, 016H)

S P←SP-2, (SP+1, SP)←PSW

E←0, BRK←0


S P←SP-2, (SP+1, SP)←PS

PS←TC

S P←SP-2, (SP+1, SP)←PC

PC←T A</pre>

= BRK5
```



4.5 Mode Operation Instructions

The operating modes of the μ PD70108 consist of native mode (normal operation) and emulation mode (emulation operation of the μ PD8080AF instruction set). As a flag to switch these modes, a mode flag (MD) is provided in the bit 15 of PSW. The mode is changed to native mode when MD is 1, and to emulation mode when MD is 0. MD is set/reset directly or indirectly by the mode operation instruction.


The instructions to change modes from native to emulation are:

BRKEM (Break for Emulation) RETI (Return from Interrupt)

The instructions to change modes from emulation to native are:

RETEM (Return from Emulation)
CALLN (Call Native routine)

Also, either RESET input or external interrupt input (NMI, INT) turns emulation mode back to native mode.



(1) BRKEM imm 8

This is a basic instruction to activate emulation mode. This instruction saves PSW, PS, and PC, resets MD (0), and loads an interrupt vector specified by operand to PS and PC. This instruction neither affects interrupt enable flag (IE) nor breaks flag (BRK).

Fetching the instruction code of interrupt service routine (for emulation) which has jumped, the CPU interprets the code as an instruction of the μ PD8080AF and executes it.

The CPU interprets emulation mode as interrupt servicing.

In emulation mode, the register and flag actions of the μ PD8080AF are alternatively done by the register and flag of the μ PD70108 shown below.

μPD8080AF	μPD70108			
A	AL			
В	СН			
С	CL			
D	DH			
Ε	DL			
H	ВН			
L	BL			
SP	BP			
PC	PC			

μPD8080AF	μPD70108
С	CY
z	Z
S	S
Р	P
AC	AC

Regarding stack operations, either SP in native mode or BP in emulation mode works as a stack pointer. Adoption of this independent stack pointer allows both modes to reserve independent stack area, and prevents them from destroying any stack in other mode by erroneous stack operation.

SP, IX, IY, and AH in native mode and the four segment register (PS, SS, DS0, and DS1) are not affected by emulation mode.

In emulation mode, the segment base of instruction is decided by the PS register (automatically decided by interrupt vector), and that of data by the DS0 register (decided by a programmer just before entering emulation mode).

(2) RETEM (without operand)

When RETEM instruction is executed in emulation mode (this instruction is interpreted as an instruction of the μ PD8080AF), the CPU restores PS, PC, and PSW and returns to native mode, as if it returns from interrupt servicing. At this point, the contents (i.e. "1") in native mode which was saved in the stack by BRKEM instruction are restored, which sets the CPU to native mode.

(3) CALLN imm 8

When this instruction is executed in emulation mode (this instruction is interpreted as an instruction of the μ PD8080AF), the CPU save PS, PC, and PSW to the stack (MD = 0 is saved), sets (1) a mode flag (MD), then loads the interrupt vector specified by operand to PS and PC. This instruction neither affects interrupt enable flag (IE) nor break flag (BRK).

Thus, interrupt routine in native mode can be called from emulation mode.

To return from this interrupt routine to emulation mode, RETI instruction should be executed.

(4) RETI (without operand)

This is a general instruction to return from an interrupt routine activated by BRK instruction or an external interrupt in native mode. If this instruction is executed at the end of an interrupt service routine activated by CALLN instruction in emulation mode, PS, PC, and PSW restoration is exactly the same as normal. Because the value (= 0) of mode flag (MD) in emulation mode is restored to MD if PSW is restored, the CPU is set to emulation mode, then further instructions are interpreted as an instruction of the μ PD8080AF and executed. RETI instruction is executed to return from an interrupt routine of native mode which was activated by NMI or INT interrupt request generated in emulation mode in the same way.

4.6 Floating-Point Operation Coprocessor Instruction

FPO1 fp-op/FPO1 fp-op, mem FPO2 fp-op/FPO2 fp-op, mem

These are coprocessor's instructions for external floating-point operation. They leave operations to a coprocessor when the CPU fetches these instructions, then they only execute auxiliary processing (calculation of effective address, generation of physical address, and activation of memory read cycle) for a coprocessor if necessary.

When a coprocessor monitors these instructions, it interprets them as an instruction to itself and executes them. At this point, the coprocessor uses only the address information of memory read cycle only activated by the CPU, or both the address and read data, depending on a type of instruction.

FPO1 and FPO2 instructions have the same function, but different type of codes.

Also in the description of an actual assembler language, it is more common to use mnemonic to each instruction in a coprocessor, rather than to use the mnemonic, FPO1 or FPO2.

When the CPU fetches FPO1 or FPO2 and either of them requests memory access, it activates a memory read cycle. However, the data read by this should be used by a floating-point operation coprocessor, so it will never be handled by the CPU.

Also, the CPU activates a memory read cycle even if a floating-point operation coprocessor needs a memory write cycle, the data resulted from this activation is ignored as a dummy data, only memory address information is latched by a floating-point operation coprocessor. Then a floating-point operation coprocessor uses the address information to execute a memory write cycle.

5. INTERRUPT OPERATIONS

The μ PD70108 has mainly two types of interrupts; one by an external interrupt request, and the other by software processing.

They are classified further as follows:

- (1) External interrupt
 - (a) NMI input (non-maskable)
 - (b) INT input (maskable)
- (2) Software instruction
 - (a) Processing results of instruction
 - · Divide error by DIV or DIVU instruction
 - Memory boundary over detection by CHKIND instruction
 - (b) Conditional break instruction
 - When V = 1 in BRKV instruction
 - (c) Unconditional break instruction
 - 1-byte break instruction, BRK 3
 - · 2-byte break instruction, BRK imm8
 - (d) Flag processing (single step)
 - · Sets BRK flag using stack operation
 - (e) Emulation-related instruction
 - BRKEM imm8
 - CALLN imm8

Any of the above interrupts should be selected by either automatically or sequentially specifying one point in the interrupt vector table which has been arranged beforehand, then decide interrupt routine start address.

Interrupt vector table is shown in the Figure 5-1. This table is assigned to the 1K-byte of the memory 000H to 3FFH, and it may hold 256 vectors (using 4 bytes per vector).




Figure 5-1. Interrupt Vector Table

The vectors 0 to 5 are specified by a use factor, and the vectors 6 to 31 are reserved. They are not available for a general use.

In the vectors 32 to 255, the 2-byte break instruction, BRKEM instruction, INT input, and CALLN instruction (during the emulation) are available for a general use.

One interrupt vector consists of 4 bytes. 2 bytes in the lower address is loaded to PC as an offset, while the other 2 bytes in the upper address is loaded to PS as a base.

Example Vector 0

000Н	001H
002H	003H

PS ← (003H, 002H) PC ← (001H, 000H)

Based on this format, a programmer should initialize the contents of each vector to use at the beginning of a program.

The basic steps to jump in an interrupt service routine are listed as follows:

TA ← vector lower (offset)

TC ← vector upper (segment base)

 $SP \leftarrow SP - 2$, $(SP + 1, SP) \leftarrow PSW$

IE \leftarrow 0, BRK \leftarrow 0, MD \leftarrow 0

 $SP \leftarrow SP - 2$, $(SP + 1, SP) \leftarrow PS$

PS ← TC

 $SP \leftarrow SP - 2$, $(SP + 1, SP) \leftarrow PC$

PC ← TA

6. STANDBY FUNCTIONS

 μ PD70108 incorporates standby mode to decrease the power consumption while it is waiting for program's processing.

Standby mode is set by HALT instruction in native mode or HLT instruction in emulation mode.

In standby mode, internal clock is provided only for the circuit related to the function necessary for releasing the standby mode and the circuit related to bus hold control function, then no internal clock is provided for the other circuits. This may reduce the power consumption to a fraction of that for normal operation (native/emulation mode).

Standby mode is released by either RESET input or external interrupt inputs (NMI, INT).

Bus hold function is effective during the standby mode, however, it returns to standby mode when bus hold request is cleared.

7. I/O ADDRESS RESERVE

The upper 256 bytes (FF00H to FFFFH) of I/O address might be used in the future. Do not use it at this time.



8. INSTRUCTION SET

Table 8-1. Legend of Operand Type

Identifier	Description
reg	8-/16-bit general register
	(destination-side register in the instruction which uses two 8-/16-bit general registers)
reg'	Source-side register in the instruction which uses two 8-/16-bit general registers
reg8	8-bit general register
	(destination-side register in the instruction which uses two 8-bit general registers)
reg8'	Source-side register in the instruction which uses two 8-bit general registers
reg16	16-bit general register
	(destination-side register in the instruction which uses two 8-bit general registers)
reg 16'	Source-side register in the instruction which uses two 16-bit general registers
dmem	8-/16-bit memory location
mem	8-/16-bit memory location
mem8	8-bit memory location
mem16	16-bit memory location
mem32	32-bit memory location
imm	Constant in the range of 0 to FFFFH
imm3	Constant in the range of 0 to 7
imm4	Constant in the range of 0 to FH
imm8	Constant in the range of 0 to FFH
imm16	Constant in the range of 0 to FFFFH
acc	Register AW or AL
sreg	Segment register
src-table	Name of 256-byte conversion table
src-block	Name of a block which is addressed by register IX
dst-block	Name of a block which is addressed by register IY
near-proc	Procedure in the current program segment
far-proc	Procedure in the other program segment
near-label	Label in the current program segment
short-label	Label in the range, from the end of instruction to the -128 to +127-byte
far-label	Label in other program segment
memptr16	Word which includes the location's offset in the current program segment to which control
	attempts to move
memptr32	Double word which includes the location's offset and segment base address in other program
	segment to which control attempts to move
regptr16	16-bit general register which includes the location's offset in other program segment to which
	control attempts to move
pop-value	Number of bytes which are dumped from the stack (0 to 64K, usually even number)
fp-op	Immediate value to identify the instruction code of an external floating-point operation coprocessor
R	Register set



Table 8-2. Legend of Operation Code

Identifier	Description
W	Byte/word specification bit (0: byte, 1: word).
	However, when s is 1, sign extended byte data is specified 16-bit operand even if W = 1.
reg	Register field (000 to 111)
reg'	Register field (000 to 111) (source-side register in the instruction which uses two registers)
mem	Memory field (000 to 111)
mod	Mode field (00 to 10)
8	Sign extension specification bit (0: sign is not extended, 1: sign is extended)
X,XXX,YYY,ZZZ	

Table 8-3. Legend of Operation Description

Identifier	Description
AW	Accumulator (16-bit)
AH	Accumulator (upper byte)
AL	Accumulator (lower byte)
BW	Register BW (16-bit)
cw	Register CW (16-bit)
CL	Register CW (lower byte)
DW	Register DW (16-bit)
BP	Base pointer (16-bit)
SP	Stack pointer (16-bit)
PC	Program counter (16-bit)
PSW	Program status word (16-bit)
IX	Index register (source) (16-bit)
IY	Index register (destination) (16-bit)
PS	Program segment register (16-bit)
SS	Stack segment register (16-bit)
DS0	Data segment 0 register (16-bit)
DS1	Data segment 1 register (16-bit)
AC	Auxiliary carry flag
CY	Carry flag
P	Parity flag
S	Sign flag
Z	Zero flag
DIR	Direction flag
IE	Interrupt enable flag
V	Overflow flag
BRK	Break flag
MD	Mode flag
()	Contents of memory shown in the parentheses
disp	Displacement (8-/16-bit)
ext-disp 8	16-bit displacement which is sign-extended from 8-bit displacement
temp	Temporary register (8-/16-/32-bit)
TA	Temporary register A (16-bit)
TB	Temporary register B (16-bit)
TC	Temporary register C (16-bit)
tmpcy	Temporary carry flag (1-bit)
seg	Immediate segment register (16-bit)
offset	Immediate offset register (16-bit)
←	Transfer direction
+	Addition
-	Subtraction
×	Multiplication
+	Division
%	Modulo
^	AND
V	OR
¥	Exclusive-OR
жH 	Numeric value of 2-digit hexadecimal number
. жожн .	Numeric value of 4-digit hexadecimal number



Table 8-4. Legend of Flag Operation

Identifier	Description
(Blank)	No change
0	Cleared to 0
1	Set to 1
×	Set or cleared according to the result
U	Undefined
R	Pre-saved value is restored

Table 8-5. Memory Addressing

em	0 0	0 1	10
000	BW + IX	BW + IX + disp 8	BW + IX + disp 16
0 0 1	BW + IY	BW + IY + disp 8	BW + IY + disp 16
010	BP + IX	BP + IX + disp 8	BP + IX + disp 16
011	BP + IY	BP + IY + disp 8	BP + IY + disp 16
100	IX	IX + disp 8	IX + disp 16
101	ΙΥ	lY + disp 8	IY + disp 16
110	DIRECT ADDRESS	BP + disp 8	BP + disp 16
111	BW	BW + disp 8	BW + disp 16

Table 8-6. Selection of 8-/16-Bit General Registers

reg, reg'	W = 0	W = 1
000	AL	AW
001	CL	cw
010	DL	DW
011	BL	BW
100	AH	SP
101	СН	ВР
110	DH	IX
111	ВН	IY

Table 8-7. Selection of Segment Registers

sreg	
00	DS1
. 01	PS
10	SS
11	DS0

★ The instruction set is described in table form on the following pages.

The clock cycles indicated in the tables represent the time needed for the execution unit to execute instructions, and are based on the following conditions.

- · The prefetch time and waiting time to use the bus are not included.
- Zero wait time is assumed for memory access. In other words, one bus cycle's clock cycle equals 4 clock cycles.
- · Zero wait time is assumed for I/O access.
- Primitive block transfer instructions and primitive I/O instructions include the repeat prefix.

If the instruction performs both byte and word processing (holding W-bit), the value of the clock cycle is shown as follows:

The left side of / shows the clock cycle for the byte processing (W=0); The right side of / shows the clock cycle for the word processing (W=1).

For the clock cycles of block transfer-related instructions, refer to Table 8-8.

Table 8-8. Clock Cycles of Block Transfer-related Instructions

Instruction	Cloc	k Cycles
instruction	Byte processing (W=0)	Word processing (W=1)
MOVBK	11+8/rep	11+16/rep
WOVER	(11)	(19)
СМРВК	7+14/rep	7+22/rep
CMPBK	(13)	(21)
СМРМ	7+10/rep	7+14/rep
CIVITIVI	(7)	(11)
1011	7+9/rep	7+13/rep
LDM	(7)	(11)
0714	7+4/rep	7+8/rep
STM	(7)	(11)
INM	9+8/rep	9+16/rep
HAIM	(10)	(18)
оитм	9+8/rep	9+16/rep
OUTM	(10)	(18)

Remark Numeric values in parentheses are for single processing.

7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 7 6 5 4 3 2 1 0 7 7 6 5 4 3 2 1 0 7 8 7 8 9 7 3 2 7 8 1 0 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	Byte			
MOV reg,reg' 1 0 0 0 1 0 1 W Incoming mem 2 - 4 9/13 reg,mem 1 0 0 0 1 0 1 W mod reg mem 2 - 4 1/15 mem,imm 1 1 0 0 0 1 1 W mod reg mem 2 - 4 1/15 mem,imm 1 1 0 0 0 1 1 W mod o 0 mem 2 - 3 4 acc,dmem 1 0 1 1 0 0 0 1 W 2 - 3 4 areg,mem16 1 0 1 0 0 0 1 1 1 0 1 1 0 sreg reg 2 2 areg,mem16 1 0 0 0 1 1 1 0 1 1 0 sreg mem 2 - 4 15 mem16,areg 1 0 0 0 1 1 1 0 mod o sreg mem 2 - 4 16 DS0,reg16, regine, re	43210 7654321		Operation	AC CY V P S Z
Teg.mem	0101W 11 reg reg'	7	reg+reg'	
Teg,mem 1 0 0 0 1 0 W Mod reg mem 2-4 11/15	0 1 0 0 W mod reg mem 2	9/13	(mem)←reg	
Teg.imm	0 1 0 1 W mod reg mem	<u> </u>	reg←(mem)	
acc,dmem 1 0 1 1 W reg 3 10/14 dmem,acc 1 0 1 0 0 0 1 W 3 10/14 dmem,acc 1 0 1 0 0 0 1 W 3 10/14 sreg,reg16 1 0 0 0 1 1 1 0 1 1 0 sreg reg 2 2 2 sreg,reg16 1 0 0 0 1 1 1 0 mod 0 sreg mem 2-4 15 mem16,sreg 1 0 0 0 1 1 1 0 mod reg mem 2-4 26 mem32 1 1 0 0 0 1 0 1 1 0 mod reg mem 2-4 26 DS0,reg16, 1 1 0 0 0 1 0 1 mod reg mem 2-4 26 MH,PSW 1 0 0 1 1 1 1 1 1 1 1 2 PSWAH 1 0 0 1 1 1 1 1 1 1 1 2 PSWAH 1 0 0 1 1 1 1 1 1 1 1 1 1 3 LDEA reg16,mem16 1 0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1	0 0 1 1 W mod 0 0 0 mem 3-		(mem)←imm	
acc,dmem 1 0 1 0 0 0 W 3 10/14	1 W reg 2-		reg←lmm	
Streg_regie 1 0 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	W 0 0 0 0	10/14	If W = 0, AL+-(dmem) If W = 1, AH(dmem+1), AL+-(dmem)	
Streg,reg16 1 0 0 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	W 1 0 0 0	8/13	If W = 0, (dmem)←AL If W = 1, (dmem+1)←AH, (dmem)←AL	
Streg,mem16 1 0 0 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	01110 110 sreg reg	2	sreg←reg16 ss,DS0,DS1	
Treg16,sreg 1 0 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	0 1 1 1 0 mod 0 sregmem	15	sreg-(mem16)	
DSO, reg16, 1 0 0 0 1 1 0 0 mod 0 sreg mem 2-4 14 DSO, reg16, 1 1 0 0 0 1 0 1 mod reg mem 2-4 26 DS1, reg16, 1 1 0 0 0 1 0 0 mod reg mem 2-4 26 AH, PSW 1 0 0 1 1 1 1 1 1 1 2 PSW, AH 1 0 0 1 1 1 1 1 0 1 3 LDEA reg16, mem16 1 0 0 0 1 1 0 1 mod reg mem 2-4 4 TRANS src-table 1 1 0 1 0 1 1 1 1 XCH reg. reg 1 0 0 0 0 1 1 W 11 reg reg' 2 3 TRANS TRANS 1 0 0 0 0 1 1 W mod reg mem 2-4 16/24 TRANS TRANS 1 0 0 0 0 1 1 W mod reg mem 2-4 16/24 TRANS TRANS 1 0 0 0 0 1 1 W mod reg mem 2-4 16/24 TRANS TRANS TRANS 1 0 0 0 0 1 1 W mod reg mem 2-4 16/24 TRANS TRANS	01100110 sreg reg	2	reg16←sreg	
DS0,reg16, 1 1 0 0 0 1 0 1 mod reg mem 2 - 4 26 DS1,reg16, 1 1 0 0 0 1 0 0 mod reg mem 2 - 4 26 Mem32 AH,PSW 1 0 0 1 1 1 1 1 1 1 2 PSW,AH 1 0 0 1 1 1 1 1 0 1 1 1 1 1 3 LDEA reg16,mem16 1 0 0 0 1 1 0 1 1 1 1 1 9 XCH reg.reg 1 0 0 0 0 1 1 W 1 1 reg reg 2 3 Mem,reg 1 0 0 0 0 1 1 W mod reg mem 2 - 4 16/24	0 1 1 0 0 mod 0 sreg mem 2	11	(mem16)+sreg	
DS1,reg16, 1 1 0 0 0 1 0 0 mod reg mem 2 - 4 26 AH,PSW 1 0 0 1 1 1 1 1 1 2 PSW.AH 1 0 0 1 1 1 1 1 0 1 3 LDEA reg16,mem16 1 0 0 0 1 1 0 1 1 mod reg mem 2 - 4 4 TRANS src-table 1 1 0 1 0 1 1 1 1 1 1 1 9 XCH reg.reg 1 0 0 0 0 1 1 W 1 1 reg reg 2 3 mem,reg 1 0 0 0 0 1 1 W mod reg mem 2 - 4 16/24	0 0 1 0 1 mod reg mem	26	reg16-(mem32) DS0-(mem32+2)	
AH,PSW 1 0 0 1 1 1 1 1 1 2 PSW,AH 1 0 0 1 1 1 1 1 0 1 3 reg16,mem16 1 0 0 0 1 1 0 1 1 1 1 9 src-table 1 1 0 1 0 1 1 1 1 1 9 mem,reg 1 0 0 0 0 1 1 W 1 1 reg nem 2 - 4 16/24	0 0 1 0 0 mod reg mem 2	26	reg16←(mem32) DS1←(mem32+2)	
PSWAH 1 0 0 1 1 1 1 1 0 1 3 reg16,mem16 1 0 0 0 1 1 0 1 1 1 mod reg mem 2-4 4 src-table 1 1 0 1 0 1 1 1 1 9 reg.reg' 1 0 0 0 0 1 1 W 11 reg reg' 2 3 mem.reg 1 0 0 0 0 1 1 W mod reg mem 2-4 16/24 16/24	11111	2	AH←SZ,X,AC,X,P,X,CY	
reg16,mem16 1 0 0 0 1 1 0 1 mod reg mem 2-4 4 src-table 1 1 0 1 0 1 1 1 1 1 9 reg.reg' 1 0 0 0 0 1 1 W 1 1 reg reg' 2 3 mem.reg 1 0 0 0 0 1 1 W mod reg mem 2-4 16/24	11110	3	SZ×,AC×,P,x,CY←AH	x x x
reg.reg' 1 0 0 0 0 1 1 W 1 1 reg reg' 2 3 mem.reg 1 0 0 0 0 1 1 W mod reg mem 2 - 4 16/24	0 1 1 0 1 mod reg mem 2	7	reg18←mem16	
mem,reg 1 0 0 0 0 1 1 W 1 1 reg reg' 2 3	10111	6	AL-(BW+AL)	
1 0 0 0 0 1 1 W mod reg mem 2 - 4 16/24	0 0 1 1 W 1 1 reg reg'	e	reg↔reg'	
	0 0 1 1 W mod reg mem	16/24	De. → teg	
AW.reg16 1 0 0 1 0 reg 1 3 AW+r	1 0 reg	ę,	AW+reg16	

Inet: G			Operation	ation Code					"	1. 0.	l	Г	
ructi	Mnemonic	Operand	-		Bytes	Clocks	Operation			۱۲		Ţ	
ion			78543210	76543210				γC	<u>></u> ≻	4	8	Z	
	REPC		011.00101		-	2	Executes the primitive block transfer instruction of the consecutive byte during the CW ≠ 0, then decrements (−1) CW. Processes hold interrupt, if any. Exits from a loop if CY ≠ 1.			1			
	REPNC		011001100		-	2	Same as above Exits from a loop if CY ≠ 0.						
at prefix	REP REPE REPZ		111100111		-	2	Executes the primitive block transfer instruction of the consecutive byte during the CW ± 0, then decrements (-1) CW. Processes hold interrupt, if any. Exits from a loop if the primitive block transfer instruction is CMPBK or CMPM, and at the same time Z ≠ 1.						
	REPNE REPNZ		11110010		-	2	Same as above Exists from a loop if Z ≠ 0.						
	MOVBK	dst-block, src-block	1010010W		•	888	If W = 0, (IY}←(IX) DIR = 0 : IX←IX+1, IY←IY+1 DIR = 1 : IX←IX-1, IY←IY-1						
							If W = 1, (IY+1, IY)←(IX+1,IX) DIR = 0 : IX←!X+2, IY←IY+2 DIR = 1 : IX←!X-2, IY←IY-2						
	СМРВК	erc-block, det-block	1010011W		-	See	If W = 0, {IX}−{IY} DIR = 0 : IX←IX+1, IY←IY+1 DIR = 1 : IX←IX-1, IY←IY-1	×	×	×	×	×	
itive bloc							If W = 1, (IX+1, IX)—(IX+1, IX) DIR = 0 : IX←IX+2, IY←IY+2 DIR = 1 : IX←IX-2, IY←IY-2						
	СМРМ	dst-block	101011W		-	See	If W = 0, AL-(IY) DIR = 0 : IY←IY+1; DIR=1; IY←IY-1	×	×	×	×	×	
							If W = 1, AW-(IY+1, IY) DIR = 0 : IY←IY+2; DIR=1; IY←IY-2		·				
	MQT	src-block	1010110W		* -	88	If W = 0, AL←(IX) DIR = 0 : IX←IX+1; DIR=1; IX←IX−1						
							If W = 1, AW←(IX+1, IX) DIR = 0 : IX+2; DIR=1; IX←IX-2						
	STM	det-block	10101W		-	888	If W = 0, (IY)←AL DIR = 0 : IY←IY+1; DIR=1; IY←IY-1						
				·		5	If W = 1, (IY+1,IY)←AW DIR = 0 : IY←IY+2; DIR=1; IY←IY-2						

■ 6427525 0063408 323 **■**

INS												Г
INS reg8,reg8' 0 0 0 0 1 1 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0		Mnemonic	Operand	Operati	on code	Bytes	Clocks	Operation			Ì	Т
INS reg8,reg8' 0 0 0 0 1 1 1 1 0 0 1 1 1 0 0 0 1 3 35 - 133 164 1				854321	65432	,			AC CY V	>	s	Z
EXT reg8, imm4 0 0 0 0 1 1 1 1 0 0 1 1 1 0 0 1 4 35 - 133 164 EXT reg8, imm4 0 0 0 0 1 1 1 1 1 0 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 0 1 1 1 0 1 1 1 0 0 1 1 1 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1	=	SN	reg8,reg8*	0001	0 0		35 - 133	16-bit field←AW				
EXT reg8,imm4 0 0 0 0 1 1 1 1 0 0 1 1 1 0 0 1 4 35 - 133 164 EXT reg8,imm4 0 0 0 0 1 1 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 0 0 1 1 0 0 0 0 1 1 0 0 1 1 0 0 0 0 1 1 0 0 1 1 0 0 0 0 1 1 0 0 1 1 0 0 0 0 1 1 0 0 1 1 0 0 0 0 0 1 1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 1 1 0				1 reg'								
EXT reg8,reg8' 0 0 0 0 1 1 1 1 0 0 1 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 0 1			reg8,imm4	000111		-	35 - 133	16-bit field⊷AW				
Table 8-5 Table 8-5 Table 8-5 Table 8-5 Table 8-5 Table 8-6 Tabl				1000								
IN acc, imm8, acc, imm8	_ш	אַל	reg8,reg8*	000111	11001100	က	34 - 59	AW←16-bit field				Ι
IN acc,imm8 111000 reg 2 8/13 If W acc,imm8 11100110 W 2 8/13 If W IN				1 reg'								
IN acc,Imm8 1110010W 2 9/13 If W acc,DW 1110110W 1 8/12 If W If W DW,acc 11110111W 1 8/12 If W INM dst-block,DW 0 1110111W 1 See If W COUTM DW,src-block 0 1110111W 1 See If W INM Table 8-8 If W INM DW,src-block 0 1110111W 1 See If W INM DW,src-block 0 1110111W 1 See If W INM Table 8-8 If W INM DW,src-block 0 1110111W 1 See If W INM DW,src-block 0 1110111W 1 See If W INM Table 8-8 II W INM T			reg8,imm4	00011	-	-		AW←16-bit field				
N				1000							_	
OUT imm8,acc 1 1 1 0 0 1 1 W 2 8/12 If W 1	<u> </u>	,	acc,imm8	110010		2		f W = 0, AL←(inm8) f W = 1, AH←(imm8+1),AL←(imm8)				
OUT Imm8,acc 1 1 1 0 0 1 1 W 2 8/12 If W DW.acc 1 1 1 0 0 1 1 W 1 8/12 If W INM dst-block,DW 0 1 1 0 1 1 0 W 1 See If W OUTM DW.src-block 0 1 1 0 1 1 1 W 1 See If W			acc,DW	110110		1		f W = 0, AL←(DW) f W = 1, AH←(DW+1),AL←(DW)				
INM dst-block,DW 0 1 1 0 1 1 0 W 1 See If W Table 8-8 If W COUTM DW,src-block 0 1 1 0 1 1 1 W Table 8-8 If W Ta	0	5	immB,a∝	110011		2		f W = 0, (inm8)←AL f W = 1, (inm8+1)←AH, (imm8)←AL				
INM dst-block,DW 0 1 1 0 1 1 0 W			DW, acc	11011		-		f W = 0, (DW)←AL f W = 1, (DW+1)←AH, (DW)←AL				
OUTM DW.src-block 0 1 1 0 1 1 1 W Table 8-8 If W		Ez	dst-block,DW	110110		-		f W = 0, (IY)←(DW) DIR = 0 : IY←IY+1; DIR=1; IY←IY-1				
OUTM DW.src-block 0 1 1 0 1 1 1 W Table 8-8 If W			-			<u> </u>		f W = 1, (IY+1, IY)←(DW+1,DW) DIR = 0 : IY←IY+2; DIR=1; IY←IY-2				
Table 8-8 If W		MTO	DW, src-block	11011		-		I W = 0, (DW)←(IX) DIR = 0 : IX←IX+1; DIR=1; IX←IX-1				
						1	able 8-8	f W = 1 (DW+1, DW)←(IX+1,IX) DIR = 0 : IX←IX+2; DIR=1; IX←IX-2				

nstr	-		Operatio	ition Code			:		Ē	Flag	ı	_
uction oup			7 6 5 4 3 2 1 0	7654321	0	Clocks	Operation	ACC	<u>></u> ک		80	N
ADD		reg,reg*	W 1 0 0 0 0 0	1 1 reg n	reg° 2	2	reg←reg+reg'	×	×	×	×	×
·		mem,reg	M0000000	mem ger bom	m 2-4	16/24	{mem}←(mem)+reg	×	×	×	×	×
		гед,тет	W 1 0 0 0 0 0 0	mem ger bom	m 2-4	11/15	reg←reg+{mem}	×	×	×	×	×
		reg,imm	100000 W	1 1 0 0 0 reg	3-4	7	reg←reg+imm	×	×	×	×	×
		mem,imm	100000 * W	mem 0 0 0 bom	3-6	18/26	{mem}←(mem)+imm	×	×	×	×	×
	1	acc,imm	0000010W		2-3	•	If W = 0, AL←AL+imm If W = 1, AW←AW+imm	×	×	×	×	×
ADDC	ပ္	reg,reg*	W1001000	11 reg reg	2	2	reg←reg+reg'+CY	×	×	×	×	×
Addit		mem,reg	0001000W	mod reg mem	n 2-4	16/24	{mem}←(mem)+reg+CY	×	×	×	×	×
ion/s		гед,тет	W 1 0 0 1 0 0 0	mod reg mem	m 2-4	11/15	reg←reg+{mem}+CY	×	×	×	×	×
ubtrac		reg,imm	100000 s W	1 1 0 1 0 reg	3-4	†	reg←reg+imm+CY	×	×	×	×	×
tion		mem,imm	100000 w	mod 0 1 0 mem	n 3-6	18/26	(mem)←(mem)+imm+CY	×	×	×	×	×
instru		acc,imm	0001010W		2 - 3	4	If W = 0, AL←AL+imm+CY If W = 1, AW←AW+imm+CY	×	×	×	×	×
ction		reg,reg'	0010101W	11 regreg	2	2	reg←reg∸reg′	×	×	×	×	×
		төт,гед	0010100W	mod reg mem	m 2-4	16/24	(mem)⊷(mem)-reg	×	×	×	×	×
		reg,mem	0010101W	mod reg mem	m 2-4	11/15	reg←reg-(mem)	×	×	×	×	×
		reg,imm	100000 * W	11101reg	3-4		reg←reg⊸imm	×	×	×	×	×
		mem,imm	100000 s W	mod 1 0 1 mem	9 - E	18/26	{mem}←(mem)-imm	×	×	×	×	×
		acc,imm	0010110W		2 - 3	4	If W = 0, AL←AL-imm If W = 1, AW←AW-imm	×	×	×	×	×
SUBC	ب_	reg,reg*	0001101W	11 reg reg	7	2	reg←reg-reg'-CY	×	×	×	×	×
	1	mem,reg	0001100W	mod reg mem	n 2-4	16/24	{mem}←(mem)-reg-CY	×	×	×	×	×
		reg,mem	0001101W	mod reg mem	m 2-4	11/15	reg←reg-(mem)-CY	×	×	×	×	×
		reg,imm	100000 * W	11011 reg	3-4	•	reg←reg-lmm-CY	×	×	×	×	×
		mem,imm	1.00000 s W	mod 0 1 1 mem	m 3-6	18/26	{mem}←(mem)-imm-CY	×	×	×	×	×
		асс,ітт	0001110W		2-3	•	If W = 0, AL←AL-imm-CY If W = 1, AW←AW-imm-CY	×	×	×	×	×

■ 6427525 0063410 T81 ■

								L				1	г
netru Gro	Maemonic	Operand	Operati	Operation Code	Bytes	Clocks	Operation		_	Flag	-	-	1
ction			76543210	76543210				¥C	ઢ	^	6 0	7	<u>,, 1</u>
	ADD48		00001111	00100000	2	19×n+7	det BCD string←det BCD string+erc BCD string	n	×	η	<u>ם</u>	×	
	SUB4S		00001111	00100010	2	19xn+7	det BCD string←det BCD string-arc BCD string	n	×	ח	2	×	
	CMP4S		00001111	00100110	~	19xn+7	dat BCD string-erc BCD string	n	×	٦	<u> </u>	×	
BCD d	ROL4	reg8	00001111	00101000	m	5	reg						
pera			11000 reg										
ition i		mem8	00001111	00101000	3 - 5	28	mem Library Lower Lower						
nstru			mod 0 0 0 mem				_						1
ctions	ROR4	reg8	00001111	0 0 1 0 1 0 1 0	60	17	reg						
8			11000 reg		·		7						
		тет	00001111	0 0 1 0 1 0 1 0	3-5	32	mem AL Doel Lower						
			mem 0 0 0 pom				_			_			-
	INC	reg8	1111110	11000 reg	2	2	reg8←reg8+1	×	×	×	×	×	
incr		шеш	W111111W	шеш 0 0 0 рош	2-4	16/24	(mem)←(mem)+1	×	×	×	×	×	
		reg16	01000 reg		-	2	reg16←reg16+1	×	×	×	×	×	
t-deci uction	DEC	reg8	1111110	1 1 0 0 · 1 reg	2	2	reg8←reg8–1	×	×	×	×	×	
emer		mem	WIIIIIW	1 W mod 0 0 1 mem	2-4	16/24	(mem)←(mem)−1	×	×	×	×	×	
nt		reg16	01001 reg		-	2	reg16←reg16–1	×	×	×	×	×	
1										١			,

n: 1/2 of the number of BCD digits*: The number of BCD digits is given at CL register. It is possible to set the values 1 to 254.

	Z	Э	5	כ	Э	ם	Э	Э	>	ב	5	Э	2
	8	3) >		-	>	-		>	<u> </u>	2	
Fing	۱ ۹	<u> </u>	<u> </u>) =	<u> </u>	<u> </u>) <u> </u>))	_ >	_ >
-	cy v	×	×	×	×	×	×	×	×	×	×	×	×
	ACC	. 5	3	<u> </u>	ŝ	 	<u> </u>	5	- -	5	3		<u>×</u>
H	•											-	
Operation		AW←AL×reg8 AH = 0: CY←0, V←0 AH ≠ 0: CY←1, V←1	AW←AL×(mem8) AH = 0: CY←0, V←0 AH ≠ 0: CY←1, V←1	DW.AW←AWxrag16 DW = 0: CY←0, V←0 DW = 1: CY←1, V←1	DW,AW←AWx(mem16) DW = 0: CY←0, V←0 DW = 1: CY←1, V←1	AW←ALxreg8 AH = sign extension of AL: CY←0, V←0 AH ≠ sign extension of AL: CY←1, V←1	AW←ALx(mem8) AH = sign extension of AL: CY←0, V←0 AH ≠ sign extension of AL: CY←1, V←1	DW.AW←AWxreg16 DW = sign extension of AW: CY←0, V←0 DW ≠ sign extension of AW: CY←1, V←1	DW.AW.←AW.k(mem16) DW = sign extension of AW: CY←0, V←0 DW ≠ sign extension of AW: CY←1, V←1	reg16←reg16′ximm8 Product ≤ 16-bit: CY←0, V←0 Product > 16-bit: CY←1, V←1	reg16←(mem16)xlmm8 Product ≤ 16-bit: CY←0, V←0 Product > 16-bit: CY←1, V←1	reg16←reg16′ximm16 Product ≤ 16-bit: CY←0, V←0 Product > 16-bit: CY←1, V←1	reg16←(mem16)ximm16 Product ≤ 16-bit: CY←0, V←0 Product > 16-bit: CY←1, V←1
Clocks		21 – 22	27 - 28	29 – 30	39 - 40	33 - 39	39 - 45	41 – 47	51 - 57	28 – 34	38 – 44	36 – 42	46 – 52
Bytes		2	2-4	2	2-4	2	2-4	2	2-4	ဗ	3 - 5	-	9-7
	2 1 0	reg	mem	reg	mem	reg	mem	Ç e	mem	reg'	mem	reg.	mem
} }	6	0 0	0 0	0 0	0 0	0 1	0 1	0 1	1	26	5	. D	5
8	eo.	-		-	-	-	1	-	-	=			
ation Code	7 8	1 1	pow	1 1	mod	1 1	pow		mod	11	Bom	1 1	pow
흹	•	0	0	<u>, </u>	-	0	0	-	-	-	-	-	-
Opera	-	•	-	-	-	-	•	-	-	-	-		•
٥	3 2	0 1	0 1	0 1	0 1	0 1	0 1	-	0 1	0	0	1 0	0
	-	-	-	-	<u> </u>	-	1 (-	-		0	0	
	ا د	<u>-</u>	<u>-</u>	_	_	-	-	-	-	-	-	<u>-</u>	_
	7	1 1	1	-	11	1.	11	-	-	0	- 1	0	0
Operand		reg8	mem8	reg16	mem16	reg8	тет8	reg16	mem16	reg16, (reg16',)* imm8	reg16, mem16, imm8	reg16, (reg16',)* imm16	reg16, mem16, imm16
Mnemonic		MOLU				MUL				· · · · · · · · · · · · · · · · · · ·		<u> </u>	

*: The 2nd operand can be omitted, in which case the same register as for the 1st operand is taken as specified.

■ 6427525 0063412 854 **■**

	N	ם	>	כ	э
i	တ	D		n	ח
	_		n n	ס	5
S.		5	מ	ם ס	ο .
	3	2	3	3	<u>э.</u>
	AC CY V	n n	ה ה	n n	מ
一	~				
Oneration		temp←AW If temp + reg8 ≤ FFH, AH←temp%reg8, AL←temp + reg8 If temp + reg8 > FFH, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BHK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	temp←AW If temp + (mem8) ≤ FFH, AH←temp7k(mem8), AL←temp + (mem8) If temp + (mem8) > FFH, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	temp←DW, AW If temp + reg18 ≤ FFFH, DW←temp4reg18, AW←temp + reg18 If temp + reg18 > FFFH, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PS, PS←TC	temp.c.DW, AW If temp + (mem16) ≤ FFFH, DW←temp%(mem16), AW←temp + (mem16) If temp + (mem18) > FFFH, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA
100	CIOCK	6 1.	25	25	£
90		2	2-4	2	2-4
	2 1 0	ger	E E	B	тод 1 1 0 тет
	6	1 1 1 1 0	0 1 1 0	•	•
٠	3.	-	1-	1-	=
3	6	-	B	-	B
ration Code	7			-	Ě
Ē	. 0	0	0	-	-
B	7	[-	-	-	1:
	m	0	•	0	0
1	-		-	-	-
1	9	[-	1.	1	1
	_	-	-	-	-
Present		rag8	теп 8	81ger	mem 16
		מואח			
	uction		Unsigned divis	ion instructions	
L	oup	l	-		

	Z	ם	Э	5	Э
	60	3	3	-	5
	a	3	3	3	5
Flag	^	2	3	5	Э
	₹	n	כ	Э	Э
	AC CY	o	Э	Э	3
Oracasion		temp←AW If temp + reg8 > 0 and temp + reg8 ≤ 7FH, or temp + reg8 < 0 and temp + reg8 > 0 and temp + reg8 > 0 and temp + reg8 > 0 - 7FH - 1, AH←temp%reg8 > 0 - 7FH - 1, AH←temp%reg8 > 0 and temp + reg8 > 7FH, or temp + reg8 < 0 and temp + reg8 > 0 - 7FH - 1, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (8P+1, SP)←PS, PS←TC SP←SP-2, (8P+1, SP)←PS, PS←TC	temp←AW If temp + (mem8) > 0 and temp + (mem8) ≤ 7FH, or temp + (mem8) < 0 and temp + (mem8) > 0 - 7FH - 1, AH←temp¾(mem8) AL←temp + (mem8) If temp + (mem8) > 0 and temp + (mem8) > 7FH, or temp + (mem8) < 0 and temp + (mem8) ≤ 0 - 7FH - 1, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	temp←DW, AW If temp + reg16 > 0 and temp + reg16 ≤ 7FFFH, or temp + reg16 < 0 and temp + reg16 > 0 - 7FFFH - 1, DW←temp%reg16 > 0 - 7FFFH - 1, DW←temp%reg16 > 0 and temp + reg16 If temp + reg16 > 0 and temp + reg16 > 7FFFH, or temp + reg16 < 0 and temp + reg16 > 0 and temp + reg16 > 7FFFH, or temp + reg16 < 0 and temp + reg16 × 0 - 7FFFH - 1, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	temp←DW, AW If temp + (mem16) > 0 and temp + (mem16) > 7FFH, or temp + (mem16) < 0 and temp + (mem16) > 0 - 7FFH, or temp + (mem16) < 0 and temp + (mem16) If temp + (mem16) > 0 and temp + (mem16) If temp + (mem16) < 0 and temp + (mem16) > 7FFFH, or temp + (mem16) < 0 and temp + (mem16) > 0 - 7FFFH - 1, TA←(001H, 000H), TC←(003H, 002H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA
, doctor	CIOCHE	28 - 34	34 - 39	38 - 43	47 - 52
Bytes		~	2 - 4	2	2-4
Operation Code	7 8 5 4 3 2 1 0	1111100	mod.1 1 mem	11111 199	mod 1 1 1 mem
Operation	76543210	1 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	11110110	11110111	11110111
Operand		888	лет. 8	reg16	mem16
Mnemonic		≥			
Inetru Gro			Signed divis	ion instructions	

6427525 0063414 627 *******

1 1 1 1 1 1 1 1 1 1				Opper	ration Code						۱ "	Fig	1	Г
1 7	Mnemonic Operand 7 6 5 4 3	7 8 3 4	10	,	0 7 6 5	3.7.1	Bytes	Clocks	Operation	T S		٩	-	2
								-	# AL A0FH > 9 or AC = 1, AL←AL+6	١,] =
1 3 1 3 1 1 1 1	-	-	-	-	_		-	`	AH←AH+1, AC←1, CY←AC, AL←ALA 0FH	╮	-+	\rightarrow	2	,]
1	W100 A4L00	0 1 0 0	0 1 0 0	1 1	-			6	If AL A 0FH > 9 or AC = 1, AL←AL+6, AC←1 If AL > 9FH or CY = 1, AL←AL+60H, CY←1	×			×	×
1 3 14 A OFH > 8 or AC = 1,	ADJBS 0 0 1 1 1 1	0 1 1 1	0 1 1 1		-		-	7	If AL ∧ 0FH > 9 or AC = 1, AL←AL-8, AH←AH-1, AC←1 CY←AC, AL←AL ∧ 0FH	×				ב
0 0 0 0 0 1 0 1 0 1 2 15 AH+AL+OAH,AL+ALMOAH U U U X X 1 0 0 0 0 1 0 1 0 1 2 7 AL-AHMOAHAL,AH-OH U U U X X 1 0 0 0 0 1 0 1 0 1 2 7 AL-AHMOAHAL,AH-OH U U U U X X 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ADJ4S 0 0 1 0 1 1	0 1 0 1	0 1 0 1		-		-	က	If AL A 0FH > 9 or AC =1, AL←AL—6, AC←1 If AL > 9FH or CY = 1, AL←AL—60H, CY←1				×	×
1 0 0 0 0 1 0 1 0 1 0 2 7 AL-AHxOAH+AL, AHt—0 U U U x x x x x x x x x x x x x x x x x	CVTBD 1 1 1 0 1 0 1	1010	1010	0	0 0 0	101	2	15	AH←AL + 0AH, AL←AL%0AH				×	×
0 0 1 2 If AL < 80H, AHt-D. Otherwise, AHt-FFH.	CVTDB 110101	10101	10101	0	0 0 0	101	2	7	AL←AHx0AH+AL, AH←0			×	×	×
W 1 4 - 5 If AW < 8000H, DW4-0. Otherwise, DW4-FFFH. X<	CVTBW 1 0 0 1 1 0	0 0 1 1 0	0 0 1 1 0		0		-	2	If AL < 80H, AH←0. Otherwise, AH←FFH.					
W 11 reg reg' x	CVTWL 1001100	00110	00110	۱ ـ	-		1	4 - 5	If AW < 8000H, DW←0. Otherwise, DW←FFFFH.					
W mod reg mem 2-4 11/15 (mem)-reg x <td>CMP reg,reg' 0 0 1 1 1 0 1</td> <td>001110</td> <th>01110</th> <td></td> <td>-</td> <td></td> <td>2</td> <td>2</td> <td>reg-reg'</td> <td>_</td> <td></td> <td>×</td> <td>×</td> <td>×</td>	CMP reg,reg' 0 0 1 1 1 0 1	001110	01110		-		2	2	reg-reg'	_		×	×	×
W mod reg mem 2-4 11/15 reg-(mem) X </td <td>mem,reg 0 0 1 1 1 0 (</td> <td>001110</td> <th>01110</th> <td></td> <td>PoE</td> <td></td> <td>2-4</td> <td>11/15</td> <td>(mem)-reg</td> <td></td> <td>_</td> <td>×</td> <td></td> <td>×</td>	mem,reg 0 0 1 1 1 0 (001110	01110		PoE		2-4	11/15	(mem)-reg		_	×		×
W 11111 reg 3-4 4 reg-imm X	reg.mem 0 0 1 1 1 0	001110	01110		₽0£		2-4	11/15	reg-(mem)		$\overline{}$	×	$\overline{}$	×
W mod 1 1 1 mem 3-6 13/17 (mem)-imm x	reg,imm 1 0 0 0 0	10000	0 0 0 0	-	111	-	3-4	•	reg-imm		_	×		×
W 1 of Mac of 1 of mem 1 ff W = 0, AL - imm x x x x x x x x x x x x x x x x x x x	тет,тт 100000	10000	0 0 0 0	-		-	3 - 6		(mem)-imm			×	$\overline{}$	×
W 1 1 0 1 0 reg 2 2 req-feg W mod 0 1 0 mem 2 - 4 16/24 (mem)+fmem) x x x x x x x x x x x x x x x x x x x	acc,imm 0 0 1 1 1 1	001111	01111	6	3		2-3		If W = 0, AL - imm If W = 1, AW - imm		-	×		×
W mod 0 1 0 mem 2-4 16/24 (mem)+(mem) W 1 1 0 1 1 1 reg 2 2 reg-reg+1 x x x x x x x x x x x x x x x x x x x	NOT reg 111101	11110	1 1 1 0	=	1 1 0	0	2	2	reg← <u>reg</u>			1		
W 1 1 0 1 1 · reg 2 2 reg-reg+1 x x x x x x x x x x x x W mod 0 1 1 mem 2 - 4 16/24 (mem)+-(mem)+1 x x x x x x x x x x x x x x	mem 11110	11110	1110	1 1		0	2-4		(mem)←(mem)					\neg
W mod 0 1 1 mem 2 - 4 16/24 (mem)+-(mem)+1 × × × × × ×	NEG reg 11110	11110	1110	1 1	110	-	2	7	reg← <u>re</u> g+1			×	\rightarrow	×
	mem 111101	11110	1110	-			2-4		(mem)+-(mem)+1			×		×

		Operatio	ation Code		;	-		•	<u> </u>		
	R	76543210	76543210	B) Åa	. CIOCK	potation	¥	<u>^</u>	<u> </u>	60	2
TEST	reg,reg'	1000010W	1 1 reg'reg	2	~	regA reg'	5	0	×	×	×
	mem,reg reg,mem	1000010W	mod reg mem	2-4	10/14	(mem) Arag	>	0	×	×	×
	reg,imm	W110111W	1 1 0 0 0 reg	3-4	-	шш үбөл	5	0	×	×	×
	mem,imm	W11111W	mem 0 0 pom	3-6	11/15	(mem)Aimm	_	0	×	×	×
	acc,imm	1010100W		2-3	-	If W = 0, AL Aimm8 If W = 1, AWA imm16)	0	×	×	×
AND	reg,reg'	W1000100	11 regreg'	2	2	гед⊷гед∧ тед'	>	0	×	×	×
	mem,reg	001000W	тет бел рош	2-4	16/24	mem)-(mem) reg		0	×	×	×
	гед,тет	W 1 0 0 0 1 W	mod reg mem	2-4	11/15	reg←reg ∧ (mem)	>	0	×	×	×
	reg,imm	1000000W	11100 reg	3-4	•	reg←reg∧imm	>	0	×	×	×
	mem,imm	1000000W	mod 1 0 0 mem	3-6	18/26	(mem)←(mem) ∧ imm		0	×	×	×
	acc,imm	0010010W		2-3	-	If W = 0, AL←AL∧imm8 If W = 1, AW←AW ∧imm16	5	0	×	×	×
	reg,reg*	0000100W	1.1 reg reg'	2	2	reg←reg v reg*	5	0	×	×	×
	mem,reg	0000100W	mod reg mem	2-4	16/24	(mem)→(mem) v reg	5	0	×	×	×
	reg,mem	0000101W	mod reg mem	2-4	11/15	reg←reg V (mem)	5	0	×	×	×
	reg,imm	1000000W	11001 reg	3-4	+	rege–reg∨lmm	Э	0	×	×	×
	mem,imm	1000000W	mod 0 0 1 mem	3-6	18/26	(mem)←(mem) v imm	o	0 0	×	×	×
	acc,imm	0000110W		2 – 3	+	ff W = 0, AL←AL ν imm8 ff W = 1, AW←AW ν imm16	2	0	×	×	×
XOR	reg,reg'	0011001W	1 1 reg reg'	2	2	'961 ¥ 199'	_	0	×	×	×
	тет,гед	001100W	mod reg mem	2-4	18/24	ßeı ★ (mem)→(mem)	n	0 0	×	×	×
	reg,mem	0011001W	mod reg mem	2-4	11/15	reg←reg ¥ (mem)	n	0 0	×	×	×
	reg,imm	1000000W	11110 reg	3-4	+	mmi ¥ ger→ger	n	0 0	×	×	×
	mem,imm	1000000W	mod 1 1 0 mem	3~6	18/26	(mem)←(mem) ¥ imm	ר	0	×	×	×
	acc,imm	0011010W		2-3	+	If W = 0, AL←AL ¥ Imm8 If W = 1, AW←AW ¥ Imm16	0	0 0	×	×	×

		-	Operati	ration Code	-]	- E		
ruction roup	Mnemonic	Operand	76543210	76543210	вуте з	Clocks	Operation	AC CY	3	>	S)	2
	TEST1	reg8,CL	0001000	1 1 0 0 0 reg	3	6	Bit NO.CL of reg8 = 0 : Z←1 Bit NO.CL of reg8 = 1 : Z←0	n	0	0	2	×
		тет8,СГ	0 0 0 0	mod 0 0 0 mem	3 - 5	80	Bit NO.CL of (mem8) = 0 : Z←1 Bit NO.CL of (mem8) = 1 : Z←0)	0	0	-	×
		reg16,CL	0001	11000 reg	e	6	Bit NO.CL of reg16 = 0 : Z←1 Bit NO.CL of reg16 = 1 : Z←0)	0	<u> </u>	-	×
		mem16,CL	0 0 0	mod 0 0 0 mem	3-5	12	Bit NO.CL of (mem16) = 0 : Z←1 Bit NO.CL of (mem16) = 1 : Z←0	2	0	э °	-	×
		reg8,imm3	1000	11000 reg	•	•	Bit No.imm3 of reg8 = 0 : Z←1 Bit No.imm3 of reg8 = 1 : Z←0	-	0	<u>э</u>	2	×
Bit n		тет8,ітт3	1000	тод 0 0 0 шеш	9 - 7	a	Bit NO.imm3 of (mem8) = 0 : Z←1 Bit NO.imm3 of (mem8) = 1 : Z←0	Э.	0	э 0	-	×
nanip		reg16,imm4	1001	11000 reg	-	•	Bit No.imm4 of reg16 = 0 : Z←1 Bit No.imm4 of reg16 = 1 : Z←0	D	0	э °	<u> </u>	×
ulatio		mem16,imm4	1001	mod 0 0 0 mem	9-+	13	Bit NO.imm4 of (mem16) = 0 : Z←1 Bit NO.imm4 of (mem16) = 1 : Z←0	n	0	э 0	2	×
n ins	NOT1	reg8,CL	0 1 1 0	11000 reg	e	•	Bit NO.CL of reg8←Bit NO.CL of reg8					
tructi		mem8,CL	0 1 1 0	mod 0 0 0 mem	3 - 5	13	Bit NO.CL of (mem8)←Bit NO.CL of (mem8)					
on s		reg16,CL	0 1 1 1	11000 reg	e	•	Bit NO.CL of reg16←Bit NO.CL of reg16					
		mem16,CL	0 1 1 1	mem 0 0 0 pom	3 - 5	21	Bit NO.CL of (mem18)←Bit NO.CL of (mem16)					
		reg8,imm3	1110	11000 reg	+	ro.	Bit NO.imm3 of reg8←Bit NO.imm3 of reg8					
		mem8,imm3	1110	mod 0 0 0 mem	9-4	14	Bit NO.imm3 of (mem8)←Bit NO.lmm3 of (mem8)					
		reg16,imm4	1111	1 1 0 0 0 reg	•	2	Bit NO.imm¢ of reg16←Bit NO.imm4 of reg16					
		mem16,imm4	1111	mod 0 0 0 mem	4 - 6	22	Bit NO.imm4 of (mem16)←Bit NO.imm4 of (mem16)		\dashv	\dashv		
			2nd Byte*	3rd Byte*	*: 1st Byte = 0FH	e oFH						
	NOT1	δ	11110101		-	~	<u> </u>		×	\vdash		
								l				l

			Operati	Operation Code						E G		
uction oup	Млетопіс	Operand	7 6 5 4 3 2 1 0	78543210	Bytes	Clocks	Operation	ΑC C			80	N
	CLR1	reg8,CL	00010010	11000 reg	က	ro.	Bit NO.CL of reg8←0	L	<u> </u>			Т
		mem8,CL	0 0 1 0	mod 0 0 0 mem	3-5	14	Bit NO.CL of (mem8)←0					Г
		reg16,CL	0 0 1 1	11000 reg	က	70	Bit NO.CL of reg16←0		<u> </u>		-	Г
		mem16,CL	0 0 1 1	шеш 0 0 0 рош	3-5	22	Bit NO.CL of (mem16)←0		<u> </u>			
		reg8,imm3	1010	11000 reg	7	9	Bit NO.imm3 of reg8←0					T
Bit m		mem8,imm3	1010	mem 0 0 0 pom	4 - 8	15	Bit NO.imm3 of (mem8)←0					Г
anipu		reg16,imm4	1011	11000 reg	•	9	Bit NO.imm4 of reg18←0		-		-	T
lation		mem18,imm4	1011	mod 0 0 0 mem	9-1	23	Bit NO.imm4 of (mem16)←0				 	T
n inst	SET1	reg8,CL	0 1 0 0	11000 reg	8	7	Bit NO.CL of reg8←1		-		-]
ructio		mem8,CL	0 1 0 0	mod 0 0 0 mem	3-5	13	Bit NO.CL of (mem8)←1				ļ	
na		reg16,CL	0101	11000 reg	3	1	Bit NO.CL of reg16←1				-	F
		mem16,CL	0 1 0 1	mem 0 0 0 pom	3-5	21	Bit NO.CL of {mem16}←1		<u> </u>		<u> </u>	
		reg8,imm3	1100	11000 reg	1	5	Bit NO.imm3 of reg8←1					
		mem8,imm3	1100	mod 0 0 0 mem	4-6	14	Bit NO.imm3 of (mem8)←1					
		reg16,imm4	1101	11000 reg	•	2	Bit NO.imm4 of reg16←1					
		mem16,imm4	1101	mod 0 0 0 mem	4-6	22	Bit NO.imm4 of {mem16}←1					
			2nd Byte*	3rd Byte*	*: 1st By	*: 1st Byte = 0FH						
	CLR1	ζ	11111000		-	2	CY←0		0		H	
		DIR	1111100		-	2	DIR←0		\dashv		\dashv	
	SET1	Շ	11111001		-	2	CY←1		-			1
		DIR	11111101		-	2	DIR←1					1

	N					-	
\ \	8	×	×	×	×	×	×
اما	4	×	×		×	x	×
Flag		×	×	-	<u> </u>	× n	×
	75	×	×	×		<u> </u>	-
	AC CY V	×	n	x x	x n x	×	×
nissanO	,	CY←MSB of reg, reg←reg×2 If MSB of reg ≠ CY, V←1 If MSB of reg = CY, V←0	CY←MSB of (mem), (mem)←(mem)x2 If MSB of (mem) ≠ CY, V←1 If MSB of (mem) = CY, V←0	While temp←CL, temp ≠ 0, repeats the consecutive operation CY←MSB of reg←regx2 temp←1	19/27 + n While temp←CL, temp ≠ 0, repeats the consecutive operation CY←MSB of (mem). (mem)←(mem)x2 temp←1	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←MSB of reg, reg←reg×2 temp←temp−1	19/27 + n While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←MSB of (mem), (mem)←(mem)×2 temp←temp−1
3	CIOCKE	9	16/24	7 + n	19/27 + n	7 + n	19/27 + n
B. C.	9,100	2	2-4	. 2	2-4	е	3 - 5
ation Code	76543210	W 1 1 1 0 0 reg	W mod 1 0 0 mem	N 1 1 1 0 0 reg	M mod 1 0 0 mem	11100 reg	0 W mod 1 0 0 mem
Operation	76543210	1101000W	1 1 0 1 0 0 0 W	1 1 0 1 0 0 1 W	1 1 0 1 0 0 1 W	1 1 0 0 0 0 0 W	1 1 0 0 0 0 0 W
Onerand		reg,1	mem,1	reg,CL	mem,CL	reg,imm8	mem,imm8
Mannin		THS					
	ction oup			Shift in	atructions		

n: Number of shifts

					l								
	8 2	×	×	×	×	×	×	×	×	×	×	×	×
	-	×	×	×	×	×	×	×	×	×	×	×	×
	^	×	×	<u> </u>	5	5	5	0	0	5	D	D	5
	ح	×	×	×	×	×	×	×	×	×	×	×	×
	V	n	n	n))	ר	n	n	n	n	n	n
Doerston		CY-LSB of reg, reg-reg-2 MSB of reg: V-1 MSB of reg \star the consecutive bit of MSB of reg: V-0 MSB of reg = the consecutive bit of MSB of reg: V-0	CY←LSB of (mem), (mem)+-(mem)+2 MSB of (mem) ≠ the consecutive bit of MSB of (mem): V←1 MSB of (mem) = the consecutive bit of MSB of (mem): V←0	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 temp←1	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 temp←temp−1	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 temp←temp−1	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 temp←temp−1	CY←LSB of reg. reg←reg+2, V←0 MSB of operand does not change.	CY←LSB of (mem), (mem)+2, V←0 MSB of operand does not change.	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 temp←1, MSB of operand does not change.	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)+(mem)+2 temp←1, MSB of operand does not change.	While temp←imm8, temp ≠ 0, repeats the consecutive operation: CY←LSB of reg, reg←reg+2 temp←t. MSB of operand does not change.	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)+-(mem)+2 temp←temp−1, MSB of operand does not change.
\$ P P P P P P P P P P P P P P P P P P P	CIOCK	9	16/24	7 + n	19/27 + n	7 + n	19/27 + n	9	16/24	7 + n	19/27 + n	7 + n	19/27 + n
Bytes		2	2-4	2	2-4	ო	3-5	2	2-4	2	2 - 4	က	3 - 5
Ition Code	7 8 5 4 3 2 1 0	11101 reg	mod 1 0 1 mem	11101 reg	mod 1 0 1 mem	11101 reg	mod 1 0 1 mem	11111 reg	mod 1 1 1 mem	11111 reg	mod 1 1 1 mem	11111 reg	mod 1 1 1 mem
Operation	78543210	1 1 0. 1 0 0 0 W	1101000W	110101W.	110101W	1100000W	1100000W	1101000W	1 1 0 1 0 0 0 W	110101W	110101W	1100000W	1 1 0 0 0 0 0 W
puezeuo		reg,1	mem,1	reg,CL	mem,CL	reg,imm8	mem,imm8	reg.1	mem,1	reg,CL	mem,CL	reg,imm8	mem,imm8
Inetru		SHR			,			SHRA					
Gro							Shift inst	tructions					

Number of shifts

■ 6427525 0063420 920 **■**

										*	*	*	*
	7												
}	S												
E S	>	×								_			
_	(۲	×	×	×	×	×	×	×	×	>	ɔ	>)
	ACC		-		<u> </u>	_^_	^	×	×	×	×	×	×
•				ıtion	ition	lion	lion			tion	tion	noi	uoj
Operation	ione and	CY←MSB of reg, reg←reg×2+CY MSB of reg ≠ CY: V←1 MSB of reg = CY: V←0	CY←MSB of (mem), (mem)+-(mem)×2+CY MSB of (mem) → CY: V←1 MSB of (mem) = CY: V←0	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←MSB of reg, reg←regx2+CY temp←1	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←MSB of (mem), (mem)←(mem)x2+CY temp−1	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←MSB of reg, reg←reg×2+CY temp←temp−1	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←MSB of (mem), (mem)←(mem)x2+CY temp−1	CY←LSB of reg, reg←reg+2 MSB of reg←CY MSB of reg ≠ the consecutive bit of MSB of reg: V←1 MSB of reg = the consecutive bit of MSB of reg: V←0	CY←LSB of (mem), (mem)←(mem)+2 MSB of (mem)←CY MSB of (mem) ≠ the consecutive bit of MSB of (mem): V←1 MSB of (mem) = the consecutive bit of MSB of (mem): V←0	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 MSB of reg←CY temp←1	While temp←CL and temp ≠ 0, repeats the consecutive operation CY←LSB of (mem), (mem)←(mem)+2 MSB of (mem)←CY temp←temp−1	While temp←imm8, temp ≠ 0, repeats the consecutive operation CY←LSB of reg, reg←reg+2 MSB of reg←CY temp←temp−1	While temp←imm8, temp ≈ 0, repeats the consecutive operation CY←LBB of (mem), (mem)←[mem)+2 M8B of (mem)←CY temp
46612	CIOCAL	6	16/24	7 + n	19/27 + n	7 + n	19/27 + n	9	16/24	7 + n	19/27 + n	7 + n	19/27 + n
P. Carlot		2	2-4	~	2-4	m	3 - 5	2	2-4	2	2-4	6	
	2 1 0	5	mem	<u>5</u>	mem	D.	mem	reg	E E	<u>6</u>	E E	2	E
	m	0	0	•	0	0	0	-		-	-	-	-
	5 4	.0	0 0	0	0	0	0	0	0	0	0	0	0
ၓၟ	9	-	0 pow	-	0 pou		0 pou	-	0 0 PoE	-	0 pou	-	0 0 pom
Operation Code	7					-		-		-		-	
878	1 0	≯	A	>	× ×	≯	>	≯	≯	<u> </u>	3	≯	≯
ö	7	0	0	0	0	0	0	0	0	0	0	0	0
	4 3	0	0	0	0	0	0	0	0	0	0	0	0
	2	-	0	-	0	0	0	0	0	-	-	0	0
	9	-	-	-	-	-	-	-	- -	-	-	-	-
		-	-		-	-	-	-	-	-	-	-	-
Duezeno		reg.1	тет,1	reg,CL	mem,CL	reg,imm8	mem,imm8	reg,1	пет,1	neg, c.l.	mem,CL	reg,imm8	mem,imm8
Mamonic		ROL						ROR		•	,		<u>. </u>
	action						P	tate instruc	tione	,		<u> </u>	
Gro	oup	<u> </u>											

n: Number of shifts

				*	*	*	*
	Z						
	8						
Flag	۵						
<u> </u>	^	×	×)	>)	>
	AC CY V	×	×	×	×	×	×
┞┈┸	¥					 	
Operation		tmpcy←CY, CY←MSB of reg reg←regx2+tmpcy MSB of reg ≠ CY: V←1 MSB of reg = CY: V←0	tmpcy←CY, CY←MSB of (mem) (mem)←(mem)x2+tmpcy MSB of (mem) ⇒ CY: V←1 MSB of (mem) = CY: V←0	While temp←-CL and temp ≠ 0, repeats the consecutive operation tmpcy←-CY, CY←MSB of reg reg←-regx2+tmpcy temp←-temp−1	19/27 + n While temp←CL and temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←MSB of {mem} {mem} + {mem}x2+tmpcy temp−1	While temp←imm8, temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←MSB of reg reg←regx2+tmpcy temp←temp−1	19/27 + n While temp←imm8, temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←MSB of {mem} (mem)←{mem}x2+tmpcy temp←temp−1
Clocks		w	16/24	7 + n	19/27 + n	7 + n	19/27 + n
Bytes		2	2-4	2	2-4	m	3 - 5
	2 1 0	De 1	Ę	reg	E	rag	Ę
			mem		Ē		Ě
	4 3	1010	0	0	0	0 -	0
8	FU.	o	0	1010	0	1010	
Code	9 4		mod 0 1 0	-	mod 0 1 0 mem	-	mod 0 1 0 mem
Operation	0	w .	*	. W		W .	*
E	-	0	0	0 1 \	0 1 W	0	0
	3 2	0 0	0 0	0 0	0	0 0	0 0
i I	-	-	-	1.0	0 1 0	0	0
	10	0	0	0	•	0	0
	7 6	[-	-	-	1 1	-
	\dashv						
Operand		reg,1	mem,1	TO'Bea	mem,CL	reg,imm8	mem,imm8
Mnemonic		ROLC					
Instruc Gro				Rotate ins	tructions		

n: Number of shifts

				*	*	*	*
	Z						
	8						
Flag	۵						
- □	>	×	×	n	ח	n	n
	AC CY	×	×	×	×	×	×
	_₹.						
Constitution	ionalio.	tmpcy←CY, CY←LSB of reg reg←reg+2 MSB of reg←tmpcy MSB of reg ≠ the consecutive bit of MSB of reg: V←1 MSB of reg = the consecutive bit of MSB of reg: V←0	tmpcy←CY, CY←LSB of (mem) (mem)←(mem)+2 MSB of (mem)←tmpcy MSB of (mem) ≈ the consecutive bit of MSB of (mem): V←1 MSB of (mem) = the consecutive bit of MSB of (mem): V←0	While temp←CL and temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←LSB of reg reg←reg+2 MSB of reg←tmpcy temp←temp−1	19/27 + n While temp←CL and temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←LSB of (mem) (mem)+(mem)+2 MSB of (mem)+tmpcy temp←temp−1	While temp←imm8 and temp ≠ 0, repeats the consecutive operation tmpcy←cY, CY←LSB of reg reg←reg+2 MSB of reg←tmpcy tempcy	19/27 + n While temp←imm8, temp ≠ 0, repeats the consecutive operation tmpcy←CY, CY←LSB of (mem) (mem)←(mem)←2 MSB of (mem)+tmpcy temp←temp−1
1	CIOCKS	9	16/24	7 + n	19/27 + n	7 + n	19/27 + n
3	D y 168	2	2-4	8	2-4	m	10 1 10
n Code	76543210	11011 190	mod 0 1 1 mem	1011 190	mod 0 1 1 mem	1011 109	mod 0 1 1 mem
Operation	765432107	1 0 1 0 0 0 W		1 1 0 1 0 0 1 W L 0 0 1 W L	W 1 0 0 1 0 1 W	1 1 0 0 0 0 0 W	1 1 0 0 0 0 0 W
present		reg,1	mem,1	reg,CL	mem,CL	год,ітт8	mem,imm8
Magmook		RORC					
	uction oup			Rotate in:	structions		

n: Number of shifts

			Oreratic	tion Code					1		
Mnemonic Operand	R	enon included	8 00 II		Bytes	Clocks	Operation				
	76543210	6543210		2 1 0				AC CY V	>	8	Z
CALL near-proc 1 1 1 0 1 0 0 0	1110100	10100			ε	02	SP←SP-2, (SP+1, SP)←PC PC←PC+disp			.	
regptr16 1 1 1 1 1 1 1 1 1 1 0 1 0	111111111101	111111111010	11010	reg	2	81	SP←SP-2, (SP+1, SP)←PC PC←ragptr16		[
memptr16 1 1 1 1 1 1 1 1 mod 0 1 0 mem	1111111	11111	mod 0 1 0	mem	2-4	31	TA←(memptr16) SP←SP-2, (SP-1, SP)←PC, PC←TA			ļ	
far-proc 10011010	100110	00110			5 2	29	SP←SP-2, (SP+1, SP)←P8, PS←seg SP←SP-2, (SP+1, SP)←PC, PC←offset				
memptr32 1 1 1 1 1 1 1 1 mod 0 1 1 mem	1111111	111111	mod 0 1 1	mem	2-4	Lħ	TA←(memptr32), TB←(memptr32+2) 8P←8P-2, (8P+1, SP)←P8, PS←TB 8P←8P-2, (8P+1, SP)←PC, PC←TA		<u> </u>		
11000011	0 0 0	0 0 0			1	19	PC←(SP+1, SP) SP←SP+2		ļ	<u> </u>	
pop-value 1 1 0 0 0 1 0	1 1 0 0 0	0 0 0			8	24	PC←(SP+1, SP) SP←8P+2, SP←SP+pop-value				
11001011	1001	1001			1	29	PC←(SP+1, SP) PS←(SP+3, SP+2) SP←SP+4				
pop-value 1 1 0 0 1 0 1 0	110010	10010			ဇ	32	PC←(SP+1, SP) PS←(SP+3, SP+2) SP←SP+4, SP←SP+pop-value				

■ 6427525 0063424 576 **■**

		,					*	*	*	*	*	*									
	2 S											ec ec									
	-	<u> </u>										4			_						
FIBO	>											2									
	AC CY											8									
	AC											æ									
Oracation		SP-CSP-2 (SP+1, SP)-(mem16)	SP-SP-2 (SP+1, SP+-reg16	SP←SP-2 (SP+1, SP/+sreg	SP←SP-2 (SP+1, SP)←PSW	Push registers on the stack	(9P-1, 9P-2)←Sign extension of imm8 8P←SP-2	(sP-1, sP-2)←imm16 SP←SP-2	SP←SP+2 (mem16)←(SP-1, SP-2)	SPt-SP+2 reg16t-(SP-1, SP-2)	SP-SP+2 sreg. SS, DS0, DS1 sreg. (SP-1, SP-2)	SP←SP+2 PSW←(SP-1, SP-2)	Pop registers from the stack	Prepare New Stack Frame	Dispose of Stack Frame	PC←PC+disp	PC←PC+ext-disp8	PC←regptr16	PC←(memptr16)	PS←aeg PC←offset	P9←(memptr32+2) PC←(memptr32)
400		78	12	12	12	29	1	12	52	12	12	12	15	•	10	13	12	11	24	15	-35
S. Sept.		2-4	•	-	-	1	2	e	2-4	1	1	1	1	-	1	3	2	2	2-4	r.	2-4
Operation Code	76543210	mem 0 1 1 pom							mem 0 0 0 pom						-			11100 reg	mod 1 0 0 mem		mod 1 0 1 mem
Operati	76543210	1111111	01010 reg	000 smg 110	10011100	01100000	01101010	01101000	11110001	01011 reg	0 0 0 sreg1 1 1	10011101	01100001	11001000	110010011	1110101	111010111	1111111	1111111	11101010	1111111
Operand		mem16	reg16	sreg	PSW	Œ	8mmi	lmm16	mem16	reg16	sreg	PSW	Œ	imm16, imm8		near-label	short-label	regptr16	тетрtr16	far-label	memptr32
Memonic		PUSH							POP					PREPARE	DISPOSE	8R					
	ection oup					Stac	k ma	nipula	ation	instru	uction	8					Brar	ich in	struc	tions	

*: If imm8 = 0, 16 If imm8 ≥ 1, 23+16(imm8-1)

	, december	, de la constant de l		Operation	ation Code						=	Flag	1	
action oup		chairm	7 6	543210	76543210	D y 103	Clocks	Operation		Ų	AC CY	<u>a</u>	•	N
	BV	short-label	0 1	110000	•	2	1/71	if V = 1 PC+-PC+ext-disp8	8		_			
	BNV	short-label		0.001		2	14/4	if V = 0 PC←PC+ext-disp8	8					
	BC BL	short-label		0 0 1 0		2	14/4	if CY = 1 PC←PC+ext-disp8	98					L
	BNC	short-label		0011		2	14/4	if CY = 0 PC←PC+ext-diap8	86		├			
	BE 82	short-label		0 1 0 0		2	14/4	if Z = 1 PC←PC+ext-disp8	8					
	BNE BNZ	short-label		0 1 0 1		2	14/4	if Z = 0 PC+ext-disp8	8					
	BNH	short-label		0110		2	14/4	if CY ∨ Z = 1 PC←PC+ext-disp8	8		-			
Co	ВН	short-label		0111		2	14/4	if CY ∨ Z = 0 PC←PC+ext-disp8	98		_			
nditio	BN	short-label		1000		2	14/4	if S = 1 PC+-PC+ext-diap8	8					
onal t	8.6	short-label		1001		2	7/71	if S = 0 PC←PC+ext-disp8	8		\vdash			
oranct	8PE	short-label		1010		2	5/5 L	if P = 1 PC←PC+ext-disp8	8		-			
inst	вРО	short-label		1011		2	7/71	if P = 0 PC←PC+ext-disp8	8					
ructio	BLT	short-label		1100		2	14/4	if S + V = 1 PC←PC+ext-disp8	84					
ns	BGE	short-label		1101		2	14/4	if S ¥ V = 0 PC←PC+ext-disp8	8					
	BLE	short-label		1110		2	14/4	if (S ₩ V) ∨ Z = 1 PC←PC+ext-disp8	86					
	вст	short-label		1111		2	14/4	if (S ¥ V) ∨ Z = 0 PC←PC+ext-diap8	82					
	DBNZNE	short-label	-	100000		2	14/5	CW = CW-1 If Z = 0 and CW ≠ 0 PC←PC+ext-disp8	86					
	DBNZE	short-label		0 0 0 1		2	14/5	CW = CW-1 If Z = 1 and CW ≠ 0 PC←PC+ext-diap8	88					
	DBNZ	short-label		0 0 1 0		2	13/5	CW = CW-1 · PC←PC+ext-disp8	p8					
	BCWZ	short-tabel		0011		2	13/5	if CW = 0 PC←PC+ext-disp8	86					

Note Condition judgement: True/False

■ 6427525 0063426 349 **■**

							
1	7				•		 -
	8				Œ		
Flag	Δ.				•		
"					Œ		
	AC CY V				Œ		
	\AC				Œ		
Onevelin	inoin modo	TA←(00DH, 00CH), TC←(00FH, 00EH) SP←SP-2, (8P+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (8P+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	TA←(4n+1, 4n), TC←(4n+3, 4n+2) n = imm8 SP←SP-2, (8P+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (8P+1, SP)←PS, PS←TC SP←SP-2, (8P+1, SP)←PC, PC←TA	H V = 1, TA←(011H, 010H), TC←(013H, 012H) SP←SP−2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP−2, (SP+1, SP)←P3, PS←TC SP←SP−2, (SP+1, SP)←PC, PC←TA	PC←(SP+1, SP), PS←(SP+3, SP+2), PSW←(SP+5, SP+4), SP←SP+6	TA←(4n+1, 4n), TC←(4n+3, 4n+2) n = imm8 SP←SP-2, (SP+1, SP)←PSW, MD←0 Enables MD to be written SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA	If (mem32) > reg16 or (mem32 + 2) < reg16, TA←(015H, 014H), TC←(017H, 016H) SP←SP-2, (SP+1, SP)←PSW, IE←0, BRK←0 SP←SP-2, (SP+1, SP)←PS, PS←TC SP←SP-2, (SP+1, SP)←PC, PC←TA
1 40	CIOCKS	3 6	20	Note 1	88	20	Note 2
P. C.	-y.c.	-	2	-	-	м	2-4
ation Code	76543210					1111111	mod reg mem
Operatio	76543210	11001100	11001101	11001110	1100111	00001111	0 1 1 0 0 0 1 0
Operand		m	imm8 (* 3)			imm8	reg16,mem32
Magazonic		BRK		BRKV	RETI	BRKEM	CHKIND
Inetru Gro	ction oup			Interrupt ins	truction	•	

Notes 1. If V=1, 52
If V=0, 3
2. If interrupt conditions are satisfied, 73-76
If interrupt conditions are not satisfied, 26

Bytes
2 CPU Hak
2 + 5n Poll and wait
2 IE←0
2 E←1
2 Bus Lock Prefix
2 No Operation
2 - 4 15 data bus←(mem)
2 No Operation
2 - 4 15 data bus←(mem)
3 No Operation
2 Segment overlaid prefix

*: DS0;, DS1;, PS;, SS:

Ī			
	ACCY V P S Z	- E	<u> </u>
	a	æ	······································
Flag	>	Œ	
- 1	75	Œ	
	AC (я в в	
Overstion	TO SELECTION OF THE SEL	PC←(SP+1, SP), PS←(SP+3, SP+2), PSW←(SP+5, SP+4), SP←SP+8, disable MD to be written	58 TA←(4n+1, 4n), TC←(4n+3, 4n+2) n = imm8 SP←SP−2, (8P+1, SP)←PSW MD←1 SP←SP−2, (SP+1, SP)←PS, PS←TC SP←SP−2, (SP+1, SP)←PC, PC←TA
a division in the second	CIOCKS	36	82
		11111101 2	11101101 3
	0 7 6 5 4 3 2 1 0	-	-
	2 1	-	-
	m	-	-
_	*	_	0
Operation Code	6 5	-	-
5	7	-	-
ratic	0	-	-
ᇍ	-	•	0
٥	654321	_	-
	-	0	0
	NO.	-	-
	7 6	1110110	1110110
Operand			imm8
SinomenM		RETEM	CALLN
Inetru Gro	ction oup	•	0 00 0



9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Rating (T. = 25 °C)

Parameter	Symbol	Conditions	Rating	Unit
Power supply voltage	VDD		-0.5 to +7.0	V
Input voltage	Vı		-0.5 to Vpp +0.3	V
CLK input voltage	Vĸ	VDD = 5 V ±10 %	-0.5 to Vpp +1.0	٧
Output voltage	Vo		-0.5 to Vpp +0.3	V
Operating ambient temperature	Topt		-40 to +85	°C
Storage temperature	Tetg		-65 to +150	°C

- Cautions 1. Do not connect output (and bidirectional) pins each other. Do not connect output (or bidirectional) pins directly to the VDD, VCC, or GND line. However, open drain pin and open collector pins can be directly connected to VDD, VCC, or GND line. If timing design is made so that so signal conflict occurs, three-state pins can also be connected directly to three-state pins of external circuit.
 - Exposure to Absolute Maximum Ratings for extended periods may affect device reliability;
 exceeding the ratings could cause permanent damage. The parameters apply independently.
 The device should be operated within the limits specified under DC and AC Characteristics.

DC Characteristics (μ PD70108-5 T_a = -40 to +85 °C, V_{DD} = 5 V ±10 %) (μ PD70108-8 T_a = -10 to +70 °C, V_{DD} = 5 V ±5 %) (μ PD70108-10 T_a = -10 to +70 °C, V_{DD} = 5 V ±5 %)

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	ViH			2.2		Vpp+0.3	٧
Input voltage, low	VIL			-0.5		0.8	٧
CLK input voltage, high	VkH			3.9		VDD+1.0	٧
CLK input voltage, low	VKL			-0.5		0.6	٧
Output voltage, high	Vон	Іон = -400 μΑ		0.7Vpp			v
Output voltage, low	Vol	loL = 2.5 mA				0.4	٧
Input leakage current, high	Іин	VI = VDD				10	μА
Input leakage current, low	luc	Vi = 0 V				-10	μΑ
Output leakage current, high	łгон	Vo = Voo				10	μΑ
Output leakage current, low	lror	Vo = 0 V				-10	μΑ
HLDRQ input current, high	Інон	Vi = VDD	VI = VDD			10	μΑ
HLDRQ input current, low	HOL	Vi = 0 V				-0.5	mA
			70108-5		30	60	mA
		Operating	70108-8		45	80	mA
Power supply current	lop		70108-10		60	100	mA
Tower supply current	100	-	70108-5		5	10 .	mA
		Standby	70108-8		6	12	mA
			70108-10		7	14	mA

[★] Remark TYP. value is reference at T_e = 25 °C and V_{DD} = 5.0 V.

66

■ 6427525 0063430 A7T ■

Capacitance (T_a = 25 °C, V_{DD} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fc = 1 MHz			15	pF
I/O capacitance	Сю	Unmeasured pins returned to 0 V			15	ρF

AC Characteristics (μ PD70108-5 T_o = -40 to +85 °C, V_{DD} = 5 V ±10 %) (μ PD70108-8 T_a = -10 to +70 °C, V_{DD} = 5 V ±5 %) $(\mu PD70108-10 \text{ T.} = -10 \text{ to } +70 ^{\circ}\text{C}, V_{DD} = 5 \text{ V } \pm 5 \%)$

Common to	large/small s	cales
-----------	---------------	-------

Common to large/small scales			701	08-5	701	8-80	7010	8-10	
Parameter	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit
Clock cycle	tcyk		200	500	125	500	100	500	ns
Clock pulse high-level width		Vкн =3.0 V	00				41		
Clock pulse iligii-level widti	tккн	VKH =3.0 V	69		44		39Nete		ns
Clock pulse low-level width	tkkl	VKL = 1.5 V	90		60		49		ns
Clock rise time	tkr	1.5 to 3.0 V		10		10		5	ns
Clock fall time	tkF	3.0 to 1.5 V		10		10		5	ns
RESET release delay time	tovast	V00 = 4.5 V	1		1		1		μв
RESET setup time (to CLK 1)	tsrstk		15		15		15		ns
RESET hold time (from CLK 1)	thkast	•	15		15		15		ns
RESET high-level width	twasth		4 tcvk		4 tovk		4 tcvx		ns
READY inactive setup time (to CLK ↓)	tsrylk		-8		-8		-10		ns
READY inactive hold time (from CLK 1)	tнкячн		30		20		20		ns
READY active setup time (to CLK 1)	tsryhk		tккL-8		tkkl-8		tkkL-10		กร
READY active hold time (from CLK 1)	thkryl.		30		20		20		ns
Data setup time (to CLK ↓)	tsok		30		20		10		ns
Data hold time (from CLK ↓)	thko		10		10		10		ns
NMI, INT, POLL setup time (to CLK 1)	tsık		30		15		15		ns
Input rise time (except CLK)	tin	0.8 to 2.2 V		20		20		20	กร
Input fall time (except CLK)	tır	2.2 to 0.8 V		12		12		12	ns
Output rise time	ton	0.8 to 2.2 V	1	20		20		20	ns
Output fall time	tor	2.2 to 0.8 V		12		12		12	ns
			.1	1		L	1	ı	1

Note Applied only when using the μ PD70108GC-10-3B6 and the μ PD70108L-10.



AC Characteristics (cont'd)

Small scale			70108-5		70108-8		70108-10		
Parameter	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit
Address delay time from CLK↓	toka		10	90	10	60	10	48	ns
Address hold time from CLK↓	thka		10		10		10		ns
PS delay time from CLK↓	toke		10	90	10	60	10	50	ns
PS float delay time from CLKT	tFKP		10	80	10	60	10	50	ns
Address setup time (to ASTB↓)	tsast		tkkl-60		tkkl-30		tkkl-30		ns
Address float delay time from CLK↓	TFKA		thka	80	thka	60	THKA	50	ns
ASTB↑ delay time from CLK↓	tDKSTH			80		50		40	វាន
ASTB↓ delay time from CLK↑	tdkstl.			85		55		45	ns
ASTB high-level width	tstst		tkkl-20		tkkL-10		tkkL-10		ns
Address hold time from ASTB↓	THSTA		tккн-10		tккн—10		tккн-10		กร
Control delay time from CLK	toket	CL = 100 pF	10	110	10	65	10	55	ns
RD↓ from address float	TAFRIL	GE = 100 p.	0		0		0		ns
RD↓ delay time from CLK↓	tokrl		10	165	10	80	10	70	ns
RD↑ delay time from CLK↓	TOKAH		10	150	10	80	10	60	ns
Address delay time from RD1	TORHA		tcvk-45		tcvx-40		tcvk-35		ns
RD low-level width	tar		2tcvk-75		2tcvk-50		2tcvk-40		ns
Data output delay time from CLK↓	toko		10	90	10	60	10	50	ns
Data float delay time from CLK↓	trko		10	80	10	60	10	50	ns
WR low-level width	tww	·	2tcvk-60		2tcvx-40		2tcyk-35		ns
HLDRQ setup time (to CLKT)	tshok		35		20		20		ns
HLDAK delay time from CLK↓	TDKHA		10	160	10	100	10	60	ns
BUFENT from WRT	twcr		tkkL-20		tkkl-20		tkkl-20		กร




AC Characteristics (cont'd)


Large scale	70108-5	70108-8	70108-10
	.0.000	70100-0	70 100-10

Parameter	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit
Address delay time from CLK↓	tdka		10	90	10	60	10	48	ns
Address hold time from CLK	THKA		10		10		10		ns
PS delay time from CLK↓	toke		10	90	10	60	10	50	ns
PS float delay time from CLKT	trke	•	10	.80	10	60	10	50	ns
Address float delay time from CLKJ trka			thka	80	thka	60	thka	50	ns
Address delay time from RDT torks			tcyx-45		tcvx-40		tcvx-35		ns
ASTB↑ delay time from BS↓	tnest			15		15	-	15	ns
BS↓ delay time from CLK↑ toks∟			10	110	10	60	10	50	ns
BS↑ delay time from CLK↓	token		10	130	10	65	10	50	ns
RD↓ delay time from address float tDAFRL		CL = 100 pF	0		0		0		ns
RD↓ delay time from CLK↓	tokal		10	165	10	80	10	70	ns
RD↑ delay time from CLK↓	tokrih		10	150	10	80	10	60	ns
RD low-level width tra			2tcvx-75		2tcvk-50		2tcvx-40		ns
Data output delay time from CLK↓	toko		10	90	10	60	10	50	ns
Data float delay time from CLK↓	tFKD		10	80	10	60	10	50	ns
AK delay time from CLK↓	TDKAK			70		50		40	ns
RQ setup time (to CLK1)	tsrok		20		10		9		ns
RQ hold time (from CLK↓)	THKRQ1		0		0		0		ns
RQ hold time (from CLK1)	thkro2		40		30		20		ns


AC Test Input Waveform (Except CLK)



AC Test Output Test Points




Load Condition



Caution If load capacitance exceeds 100 pF due to the configuration of circuits, lower the load capacitance to 100 pF or less by inserting a buffer, etc.


Clock Timing



70


■ 6427525 0063434 415 **■**

Wait (Ready) Timing




Note It is necessary to fix the READY signal to low (or to high) during this period.


POLL, NMI, INT Input Timing



BUSLOCK Output Timing



Read Timing (Small Scale)




Remark A broken line shows high impedance.

72

■ 6427525 OO63436 298 **■**

Write Timing (Small Scale)




Remark A broken line shows high impedance.

73

■ 6427525 0063437 124 **■**

Read Timing (Large Scale)




Remark A broken line shows high impedance.

74

6427525 0063438 060


Write Timing (Large Scale)



Remark A broken line shows high impedance.




Interrupt Acknowledge Timing



*: Only for large-scale mode

Remark A broken line shows high impedance.


Reset Timing



76

■ 6427525 0063440 719 **■**


Hold Request/Acknowledge Timing (Small Scale)



Notes 1. AD0-AD7, A8-A15

2. A16/PS0-A19/PS3, RD, WR, IO/M, BUFR/W, BUFEN, LBS0

Bus Request/Acknowledge Timing (Large Scale)



Notes 1. AD0-AD7, A8-A15

2. A16/PS0-A19/PS3, RD, BS0-BS2, BUSLOCK


3. RQn (Input) : Request pulse


4. AKn (Output): Acknowledge pulse


5. RQn (Input) : Release pulse

10. PACKAGE DRAWINGS

40PIN PLASTIC DIP (600 mil)








P40C-100-600A

NOTES

- Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	53.34 MAX.	2.100 MAX.
В	2.54 MAX.	0.100 MAX.
С	2.54 (T.P.)	0.100 (T.P.)
D	0.50 ^{± 0.10}	0.020 -0.004
F	1.2 MIN.	0.047 MIN.
G	3.6 ^{± 0.3}	0.142 ±0.012
н	0.51 MIN.	0.020 MIN.
ı	4.31 MAX.	0.170 MAX.
J	5.72 MAX.	0.226 MAX.
К	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	0.25 -0.05	0.010 -0.004
N	0.25	0.01

52 PIN PLASTIC QFP (□14)



NOTE


Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

P52	നുവ	100	386	3BH	-2

ITEM	MILLIMETERS	INCHES
Α	17.6±0.4	0.693±0.016
В	14.0±0.2	0.551±0.009
С	14.0±0.2	0.551+0.009
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
Ξ	0.40±0.10	0.016±0.004
_	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
Κ	1.8±0.2	0.071+0.008
L	0.8±0.2	0.031±8:88
М	0.15 - 0.10	0.006+0.004
2	0.10	0.004
Р	2.7	0.106
a	0.1±0.1	0.004±0.004
s	3.0 MAX.	0.119 MAX.



44 PIN PLASTIC QFJ (□650 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

		P44L-50A1-2
ITEM	MILLIMETERS	INCHES
Α	17.5±0.2	0.689±0.008
В	16.58	0.653
O	16.58	0.653
D	17.5±0.2	0.689±0.008
Ε	1.94±0.15	0.076 ^{+0.007}
F	0.6	0.024
G	4.4±0.2	0.173 ^{+0.009}
Н	2.8±0.2	0.110 ^{+0.009}
1	0.9 MIN.	0.035 MIN.
J	3.4	0.134
К	1.27 (T.P.)	0.050 (T.P.)
М	0.40±0.10	0.016+0.004
N	0.12	0.005
Р	15.50±0.20	0.610+0.609
Q	0.15	0.006
T	R 0.8	R 0.031
υ	0.20+0.10	0.008+0.004



11. RECOMMENDED SOLDERING CONDITIONS

 \star

Solder this product under the soldering conditions indicated below.

For further information on the recommended soldering conditions, refer to information document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (IEI-1207)".

For soldering methods and conditions other than those of recommended, consult NEC.

Table 11-1. Soldering Conditions for Types of Surface Mounting Device

(1) µPD70108GC-∞-3B6: 52-pin plastic QFP (□ 14 mm)

Soldering method	Soldering condition	Symbol
Infrared ray reflow	Peak temperature of package surface: 230 °C, Time: 30 seconds max. (210 °C min.), Number of reflow process: 1 Exposure limit ^{Nets} : 7 days (10 hours pre-baking is required at 125 °C afterwards)	IR30-107-1
VPS	Peak temperature of package surface: 215 °C, Time: 40 seconds max. (200 °C min.), Number of reflow process: 1 Exposure limit**: 7 days (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-1
Wave soldering	Solder temperature: 260 °C max., Time: 10 seconds max., Number of reflow process: 1 Exposure limit***: 7 days (10 hours pre-baking is required at 125 °C afterwards) Preheating temperature: 120 °C max. (package surface temperature)	WS60-107-1
Partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per one side of device)	_

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply two or more soldering methods (except partial heating) in combination.

Information-

Recommended soldering conditions for some parts of this product have been upgraded. (Improvements mode: Infrared ray reflow peak temperature expansion (235 °C), twice, restrictions on days, etc.)

For details, consult NEC.

(2) μPD70108L-xx: 44-pin plastic QFJ (□ 650 mil)

Soldering method	Soldering condition	Symbol
Infrared ray reflow	Peak temperature of package surface: 230 °C, Time: 30 seconds max. (210 °C min.), Number of reflow process: 1 Exposure limit ^{Note} : 7 days (10 hours pre-baking is required at 125 °C afterwards)	IR30-107-1
VPS	Peak temperature of package surface: 215 °C, Time: 40 seconds max. (200 °C min.), Number of reflow process: 1 Exposure limit ^{Note} : 7 days (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-1
Partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per one side of device)	<u> </u>

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply two or more soldering methods (except partial heating) in combination.

· 81

■ 6427525 DD63445 2TO ■

Table 11-2. Soldering Conditions for Types of Insert Mounting Device

 μ PD70108C- \times : 40-pin plastic DIP (600 mil)

Soldering method	Soldering condition	, ,,
Wave soldering (Only leads)	Solder temperature: 260 °C max., Time: 10 seconds max.	
Partial heating	Pin temperature: 260 °C max., Time: 10 seconds max.	

Caution Solder only the leads by means of wave soldering, and exercise care that the jetted solder does not come in contact with the package.