OKI Semiconductor

This version: Jan. 1998 Previous version: May 1997

MSM514256C/CL

262,144-Word × 4-Bit DYNAMIC RAM : FAST PAGE MODE TYPE

DESCRIPTION

The MSM514256C/CL is a 262,144-word \times 4-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM514256C/CL achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/single-layer metal CMOS process. The MSM514256C/CL is available in a 20-pin plastic DIP, 26/20-pin plastic SOJ, or 20-pin plastic ZIP. The MSM514256CL (the low-power version) is specially designed for lower-power applications.

FEATURES


- 262,144-word × 4-bit configuration
- Single 5 V power supply, ±10% tolerance
- Input : TTL compatible, low input capacitance
- Output : TTL compatible, 3-state
- Refresh : 512 cycles/8 ms, 512 cycles/64 ms (L-version)
- Fast page mode, read modify write capability
- CAS before RAS refresh, hidden refresh, RAS-only refresh capability
- Package options:

20-pin 300 mil plastic DIP
26/20-pin 300 mil plastic SOJ
26/20-pin 400 mil plastic ZIP
(DIP20-P-300-2.54-W1) (Product : MSM514256C/CL-xxRS)
(SOJ26/20-P-300-1.27) (Product : MSM514256C/CL-xxJS)
(ZIP20-P-400-1.27) (Product : MSM514256C/CL-xxZS)
xx indicates speed rank.

PRODUCT FAMILY


Family	Ac	cess Ti	me (Ma	ax.)	Cycle Time	Power Dissipation				
Family	t _{RAC}	t _{AA}	t _{CAC}	t _{OEA}	(Min.)	Operating (Max.)	Standby (Max.)			
MSM514256C/CL-45	45 ns	24 ns	14 ns	14 ns	90 ns	468 mW				
MSM514256C/CL-50	50 ns	26 ns	14 ns	14 ns	100 ns	446 mW	5.5 mW/			
MSM514256C/CL-60	60 ns	30 ns	15 ns	15 ns	120 ns	385 mW	1.1 mW (L-version)			
MSM514256C/CL-70	70 ns	35 ns	20 ns	20 ns	130 ns	330 mW				

PIN CONFIGURATION (TOP VIEW)



Pin Name	Function
A0 - A8	Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
DQ1 - DQ4	Data Input/Data Output
ŌĒ	Output Enable
WE	Write Enable
Vcc	Power Supply (5 V)
V _{SS}	Ground (0 V)
NC	No Connection

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V_{T}	-1.0 to 7.0	V
Short Circuit Output Current	I _{0S}	50	mA
Power Dissipation	P _D *	1	W
Operating Temperature	T _{opr}	0 to 70	°C
Storage Temperature	T _{stg}	–55 to 150	°C

^{*:} Ta = 25°C

Recommended Operating Conditions

 $(Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit	
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Power Supply voltage	V_{SS}	0	0		V	
Input High Voltage	V _{IH}	2.4	_	6.5	V	
Input Low Voltage	V _{IL}	-1.0	_	0.8	V	

Capacitance

 $(V_{CC} = 5 \text{ V} \pm 10\%, \text{ Ta} = 25^{\circ}\text{C}, \text{ f} = 1 \text{ MHz})$

		,	(00 ,	,
Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance (A0 - A8)	C _{IN1}	_	5	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE})	C _{IN2}	_	5	pF
Output Capacitance (DQ1 - DQ4)	C _{I/O}	_	6	pF

DC Characteristics

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$

Parameter	Symbol	ymbol Condition		MSM514256 MSM514 C/CL-45 C/CL-			256 MSM514256 0 C/CL-60		MSM514256 C/CL-70			Note
i didilictei	Cyllibol	Johnson		Max.		Max.		Max.		Max.	Jint	14016
Output High Voltage	V _{OH}	I _{OH} = -5.0 mA	2.4	Vcc	2.4	V _{CC}	2.4	Vcc	2.4	Vcc	V	
Output Low Voltage	V _{OL}	I _{OL} = 4.2 mA	0	0.4	0	0.4	0	0.4	0	0.4	V	
Input Leakage Current	ILI	$0 \ V \leq V_I \leq 6.5 \ V;$ All other pins not $under \ test = 0 \ V$	-10	10	-10	10	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	DQ disable $0 \text{ V} \le \text{V}_0 \le 5.5 \text{ V}$	-10	10	-10	10	-10	10	-10	10	μΑ	
Average Power Supply Current (Operating)	I _{CC1}	\overline{RAS} , \overline{CAS} cycling, t_{RC} = Min.	_	85	_	80	_	70	_	60	mA	1, 2
Dower Cupply		$\overline{RAS}, \overline{CAS} = V_{IH}$	_	2	_	2	_	2	_	2	mΛ	_
Power Supply Current (Standby)	I _{CC2}	RAS, CAS	_	1	_	1	_	1	_	1	mA	1
Guiteiii (Stailuby)		\geq V _{CC} -0.2 V	_	200	_	200	_	200	_	200	μΑ	1, 5
Average Power		RAS cycling,										
Supply Current	I _{CC3}	$\overline{CAS} = V_{IH},$	_	85	_	80	_	70	_	60	mA	1, 2
(RAS-only Refresh)		t _{RC} = Min.										
Power Supply Current (Standby)	I _{CC5}	$\overline{RAS} = V_{IH},$ $\overline{CAS} = V_{IL},$ $DQ = enable$	_	5	_	5	_	5	_	5	mA	1
Average Power Supply Current (CAS before RAS Refresh)	I _{CC6}	RAS cycling, CAS before RAS	_	85	_	80	_	70	_	60	mA	1, 2
Average Power		$\overline{RAS} = V_{IL},$										
Supply Current	I _{CC7}	CAS cycling,	_	80	_	75	_	65	_	55	mA	1, 3
(Fast Page Mode)		t _{PC} = Min.										
Average Power		$t_{RC} = 125 \mu s$,										1.0
Supply Current	I _{CC10}	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$,	_	300	_	300	_	300	_	300	μΑ	1, 2, 4, 5
(Battery Backup)		$t_{RAS} \leq 1~\mu s$., 0

Notes : 1. I_{CC} Max. is specified as I_{CC} for output open condition.

- 2. The address can be changed once or less while $\overline{RAS} = V_{IL}$.
- 3. The address can be changed once or less while $\overline{CAS} = V_{IH}$.
- 4. $V_{CC} 0.2 \text{ V} \le V_{IH} \le 6.5 \text{ V}, -1.0 \text{ V} \le V_{IL} \le 0.2 \text{ V}.$
- 5. L-version.

MSM514256C/CL

AC Characteristics (1/2)

 $(V_{CC} = 5 \text{ V} \pm 10\%, \text{ Ta} = 0^{\circ}\text{C to } 70^{\circ}\text{C})$ Note 1, 2, 3, 4, 5

			(V	CC = 2	V ±10	%, Ia	= 0°0	to /0°	C) NO	ie 1, 2,	3, 4, 5
Parameter s		2/2: :=		MSM514256 C/CL-50		MSM514256 C/CL-60		MSM514256 C/CL-70		Unit	Note
		Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t _{RC}	90	_	100	_	120	_	130	—	ns	
Read Modify Write Cycle Time	t _{RWC}	140	_	150	_	170	_	185	_	ns	
Fast Page Mode Cycle Time	t _{PC}	34	_	36	_	40	_	45	_	ns	
Fast Page Mode Read Modify Write Cycle Time	t _{PRWC}	75	_	77	_	90	_	95	_	ns	
Access Time from RAS	t _{RAC}	_	45	_	50	_	60	_	70	ns	6, 7, 8
Access Time from CAS	t _{CAC}	_	14	_	14	_	15	_	20	ns	6, 7
Access Time from Column Address	t _{AA}	_	24	_	26	_	30	_	35	ns	6, 8
Access Time from CAS Precharge	t _{CPA}	_	28	_	30	_	35	_	40	ns	6
Access Time from OE	toea	_	14	_	14	_	15	_	20	ns	6
Output Low Impedance Time from CAS	t _{CLZ}	0	_	0	_	0	_	0	_	ns	6
CAS to Data Output Buffer Turn-off Delay Time	t _{OFF}	0	10	0	10	0	10	0	10	ns	9
OE to Data Output Buffer Turn-off Delay Time	t _{OEZ}	0	10	0	10	0	10	0	10	ns	9
Transition Time	t _T	3	50	3	50	3	50	3	50	ns	3
Refresh Period	t _{REF}	_	8	_	8	_	8	_	8	ms	
Refresh Period (L-version)	t _{REF}	_	64	_	64	_	64	_	64	ms	
RAS Precharge Time	t _{RP}	35	_	40	_	50	_	50	_	ns	
RAS Pulse Width	t _{RAS}	45	10,000	50	10,000	60	10,000	70	10,000	ns	
RAS Pulse Width (Fast Page Mode)	t _{RASP}	45	100,000	50	100,000	60	100,000	70	100,000	ns	
RAS Hold Time	t _{RSH}	14	_	14	_	15	_	20	-	ns	
RAS Hold Time referenced to OE	t _{ROH}	10	_	10	_	10	_	10	_	ns	
CAS Precharge Time (Fast Page Mode)	t _{CP}	10	_	10	_	10	_	10	_	ns	
CAS Pulse Width	t _{CAS}	14	10,000	14	10,000	15	10,000	20	10,000	ns	
CAS Hold Time	t _{CSH}	45	_	50	_	60	_	70	_	ns	
CAS to RAS Precharge Time	t _{CRP}	5	_	5	_	5	_	5	—	ns	
RAS Hold Time from CAS Precharge	t _{RHCP}	28	_	30	_	35	_	40	_	ns	
RAS to CAS Delay Time	t _{RCD}	17	31	18	36	20	45	20	50	ns	7
RAS to Column Address Delay Time	t _{RAD}	12	21	13	24	15	30	15	35	ns	8
Row Address Set-up Time	t _{ASR}	0	_	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	7		8		10		10		ns	
Column Address Set-up Time	t _{ASC}	0		0		0		0		ns	
Column Address Hold Time	t _{CAH}	12		13		15		15		ns	
Column Address Hold Time from RAS	t _{AR}	35		40		50		55	_	ns	
Column Address to RAS Lead Time	t _{RAL}	24		26		30	_	35		ns	

MSM514256C/CL

AC Characteristics (2/2)

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ Note 1, 2, 3, 4, 5


			(v	CC = 2	V ± IU	/0, Ia	= 0 0	10 70	o) 1401	υ I, Z,	3, 4, 5
Parameter		MSM5 C/C		MSM514256 C/CL-50		MSM514256 C/CL-60		MSM514256 C/CL-70		Unit	Note
		Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.		
Read Command Set-up Time	t _{RCS}	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time	t _{RCH}	0	_	0	_	0	_	0	_	ns	10
Read Command Hold Time referenced to $\overline{\text{RAS}}$	t _{RRH}	0	_	0	_	0		0	_	ns	10
Write Command Set-up Time	t _{WCS}	0	_	0	_	0		0	_	ns	11
Write Command Hold Time	t _{WCH}	10	_	10	_	10		15	_	ns	
Write Command Hold Time from RAS	t _{WCR}	35	_	40	_	50	_	55	_	ns	
Write Command Pulse Width	twp	10	_	10	_	10		15	_	ns	
OE Command Hold Time	t _{OEH}	12	_	13	_	15	_	20	_	ns	
Write Command to RAS Lead Time	t _{RWL}	14	_	14	_	15	_	20	_	ns	
Write Command to CAS Lead Time	t _{CWL}	14	_	14	_	15	_	20	_	ns	
Data-in Set-up Time	t _{DS}	0	_	0	_	0	_	0	_	ns	12
Data-in Hold Time	t _{DH}	12	_	13	_	15	_	15	_	ns	12
Data-in Hold Time from RAS	t _{DHR}	35	_	40	_	50	_	55	_	ns	
OE to Data-in Delay Time	t _{OED}	12	_	13	_	15	_	20	_	ns	
CAS to WE Delay Time	t _{CWD}	36	_	38	_	50	_	50	_	ns	11
Column Address to WE Delay Time	t _{AWD}	48	_	52	_	60	_	65	_	ns	11
RAS to WE Delay Time	t _{RWD}	70	_	75	_	90	_	100	_	ns	11
CAS Precharge WE Delay Time	t _{CPWD}	50	_	53	_	60	_	70	_	ns	11
CAS Active Delay Time from RAS Precharge	t _{RPC}	0	_	0	_	0	_	0	_	ns	
$\overline{\mbox{RAS}}$ to $\overline{\mbox{CAS}}$ Set-up Time ($\overline{\mbox{CAS}}$ before $\overline{\mbox{RAS}}$)	t _{CSR}	10		10	_	10	_	10	_	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$)	t _{CHR}	25	_	25	_	30	_	30	_	ns	

Notes:


- A start-up delay of 100 μs is required after power-up, followed by a minimum of eight initialization cycles (RAS-only refresh or CAS before RAS refresh) before proper device operation is achieved.
- 2. The AC characteristics assume $t_T = 5$ ns.
- 3. V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring input timing signals. Transition times (t_T) are measured between V_{IH} and V_{IL} .
- 4. $V_{IH} = 3.0 \text{ V}$ and $V_{IL} = 0.0 \text{ V}$ are reference levels for measuring input timing signals (speed ranks 45 and 50).
- 5. V_{IH} = 2.4 V and V_{IL} = 0.8 V are reference levels for measuring input timing signals (speed ranks 60 and 70).
- 6. This parameter is measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7. Operation within the t_{RCD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then the access time is controlled by t_{CAC} .
- 8. Operation within the t_{RAD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RAD} (Max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (Max.) limit, then the access time is controlled by t_{AA} .
- 9. t_{OFF} (Max.) and t_{OEZ} (Max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 10. t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 11. t_{WCS} , t_{CWD} , t_{RWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \ge t_{WCS}$ (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If $t_{CWD} \ge t_{CWD}$ (Min.), $t_{RWD} \ge t_{RWD}$ (Min.), and $t_{CPWD} \ge t_{CPWD}$ (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
- 12. These parameters are referenced to the \overline{CAS} leading edge in an early write cycle, and to the \overline{WE} leading edge in an \overline{OE} control write cycle, or a read modify write cycle.

TIMING WAVEFORM


Read Cycle




Write Cycle (Early Write)




Read Modify Write Cycle




Fast Page Mode Read Cycle




Fast Page Mode Write Cycle (Early Write)




Fast Page Mode Read Modify Write Cycle




RAS-Only Refresh Cycle




CAS before **RAS** Refresh Cycle



Hidden Refresh Read Cycle




Hidden Refresh Write Cycle




PACKAGE DIMENSIONS

(Unit: mm)



(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm)

