


# DESCRIPTION

The Accutek family of high density dynamic RAM modules are comprised of 64K x 1 or 256K x 1 dynamic RAMs packaged in LCCs or PLCCs along with chip capacitors, mounted to multi-layer ceramic or PWB substrates. These modules are intended for applications where board space is limited or large amounts of memory are required in a compact space.



#### **FEATURES**

- Utilizes industry standard 64K or 256K dynamic RAMs in PLCCs or LCCs
- Includes decoupling capacitors
  Jedec approved pinouts
- Access Time Cycle Time 100 ns max 200 ns min Row Access Time 120 ns max - 240 ns min 150 ns max - 260 ns min
- Single +5V supply (10% tolerance)

- \* Direct interfacing with TTL logic family
- \* RAS only and hidden refresh capability
  \* Read-modify-write and page mode capability
  \* Common I/O capability using early write
- operations
- Available with nibble mode capability (specify)
- \* Available screened to mil-std-883C class B on some modules

### HIGH DENSITY DYNAMIC RAM SELECTION GUIDE

This data sheet contains descriptions of the following high density modules with mechanical and functional properties.

|  | Based upon th  | e 64K DRAM                           | Component   |
|--|----------------|--------------------------------------|---|
| Part #   | Organizat      | ion <u>F</u> o                       | orm Package   |
| AK41128H<br>AK42064H<br>AK41256S<br>AK44064S<br>AK48064S<br>AK49064S | 64K x<br>64K x | 2 18 p<br>1 22 p<br>4 22 p<br>8 30 p | in DIP D18C-1 in DIP D18C-1 in SIP S22C-1 in S1P S22C-1 ad SIMM S30P-1 ad SIMM S30P-1 |

| Bas   | ed upon the 2561   | K DRAM Compone   | ent  |
|---|--|--|--|
| Part #  | Organization   | Form   | Package  |
| AK41512H<br>AK42256H<br>AK411024S<br>AK44256S<br>AK48256S<br>AK48256S | 512K x 1<br>256K x 2<br>1MEG x 1<br>256K x 4<br>256K x 8<br>265K x 9 | 18 pin DIP<br>18 pin DIP<br>22 pin SIP<br>22 pin SIP<br>20 pad SIMM<br>30 pad SIMM | D18C-2<br>D18C-2<br>S22C-2<br>S22C-2<br>S30P-1<br>S30P-1 |




# ACCUTEK

AK41128H 131,072 x 1 bit NMOS Dynamic Random Access Memory

# DESCRIPTION

The Accutek AK41128H high density memory module is a random access memory organized in 128K x 1 bit words. The assembly consists of two standard 64K x l DRAMs in leadless chip carrier mounted to a multi-layer ceramic 18 pin DIP. This packaging approach provides an almost 2 to 1 density increase.

The operation of the AK41128H is identical to two 64K dynamic RAMs. The data inputs are common and data outputs are common with control by utilizing separate RAS and separate CAS for each device.




PACKAGE D18C-1

#### **FEATURES**


- 131,072 x 1 bit organization
- 18 pin Dual In-line Package
- Common D and Q lines with separate RAS and CAS

- Refresh period 2ms/128 cycle
  or 4ms/256 cycle
  270 mW active 40 mW standby (max)
  Available with Pin 1 RFSH for internal refresh address counter (specify)
  Available screened to mil-std-883C
- Upward compatable with AK41512H
- Downward compatable with AK41032H (Mostek MK4332)

# PIN ASSIGNMENT



# FUNCTIONAL DIAGRAM



| A0-A7    | Address Inputs        |
|----------|-----------------------|
| D        | Data Input            |
| Q        | Data Output           |
| O<br>CAS | Column Address Strobe |
| RAS      | Row Address Strobe    |
| <b>ଭ</b> | Write Enable          |
| VCC      | 5V Supply             |
| VSS      | Ground 1              |




# **ACCUTEK**

AK42064H 65,536 x 2 bit NMOS Dynamic Random Access Memory

# DESCRIPTION

The Accutek AK42064H high density memory module is a random access memory organized in 64K x 2 bit words. The assembly consists of two standard 64K x 1 DRAMs in leadless chip carrier mounted to a multi-layer ceramic 18 pin DIP. This packaging approach provides an almost 2 to 1 density increase.

The operation of the AK42064H is identical to two 64K dynamic RAMs. The data input and data output pins are separate for each device with common RAS and common CAS.



PACKAGE D18C-1

### **FEATURES**

- 65,536 x 2 bit organization
- \* 18 pin Dual In-line Package

  \* Separate D and Q line for each device with common RAS and CAS control

  \* Refresh period 2ms/128 cycle


- or 4ms/256 cycle

  \* 500 mW active 40 mW standby (max)


  \* Available with Pin 1 RFSH for internal refresh address counter (specify)

  \* Available screened to mil-std-883C
- Upward compatable with AK42256H

# PIN ASSIGNMENT



# FUNCTIONAL DIAGRAM



| A0-A7<br>D | Address Inputs<br>Data Input |
|------------|------------------------------|
| Q          | Data Output                  |
| CAS        | Column Address Strobe        |
| RAS        | Row Address Strobe           |
| W          | Write Enable                 |
| VCC        | 5V Supply                    |
| vss        | Ground                       |




AK41256S 262,144 x 1 bit NMOS Dynamic Random Access Memory

# DESCRIPTION

The Accutek AK41256S high density memory module is a random access memory organized in 256K x l bit words. The assembly consists of four standard 64K x l DRAMs in leadless chip carrier mounted to a multi-layer ceramic 22 pin SIP. This packaging approach provides a 4 to 1 density increase.

The operation of the AK41256S is identical to four 64K dynamic RAMs. The data inputs are common and data outputs are common with control by utilizing separate RAS for each device.



PACKAGE S22C-1


# **FEATURES**

- 262,144 x 1 bit organization
- 22 pin Single In-line Package
  Common D and Q lines with separate RAS
  Refresh period 2ms/128 cycle
  or 4ms/256 cycle
- \* 310 mW active 80 mW standby (max)


  \* Available with Pin 17 RFSH for internal refresh address counter (specify)

  \* Available screened to mil~std-883C
- \* Upward compatable with AK411024S

# PIN ASSIGNMENT



# FUNCTIONAL DIAGRAM



| A <sub>0</sub> -A <sub>7</sub><br>D<br>Q<br>CAS<br>RAS<br>W<br>VCC<br>VSS | Address Inputs Data Input Data Output Column Address Strobe Row Address Strobe Write Enable 5V Supply Ground |
|---|--|
|---|--|




AK44064S 65,536 x 4 bit NMOS Dynamic Random Access Memory

# DESCRIPTION

The Accutek AK44064S high density memory module is a Random Access Memory organized in 64K x 4 bit words. The assembly consists of four standard 64K x 1 DRAMs in leadless chip carrier mounted to a multi-layer ceramic 22 pin SIP. This packaging approach provides a 4 to 1 density increase.

The operation of the AK44064S is identical to four 64K Dynamic RAMs. The data input and data output pins are separate for each device with common RAS and common CAS control.




**PACKAGE** S22C-1


# **FEATURES**

- 65,536 x 4 bit organization
   22 pin Single In-line Package
   JEDEC approved pinout
   Separate D and Q lines for each device with common RAS and CAS control
- 1.0 Watt active and 80 mW standby (max) Available with Pin 1 RFSH for interal
- refresh accress counter (specify)
  Available screened to mil-std-083C
  Upward compatable with AK44256S
- Downward compatable with AK44016S

# FUNCTIONAL DIAGRAM



### PIN ASSIGNMENT



| A0-A7 | Address Inputs       |
|-------|----------------------|
| Dຶ ´  | Data Input           |
| Q     | Data Output          |
| CAS   | Column Address Strob |
| RAS   | Row Address Strobe   |
| W     | Write Enable         |
| VCC   | 5V Supply            |
| VSS   | Ground               |




AK48064S 65,536 x 8 bit NMOS Dynamic Random Access Memory

### DESCRIPTION

The Accutek AK48064S high density memory module is a random access memory organized in 64K x 8 bit words. The assembly consists of eight standard 64K x 1 DRAMs in plastic leaded chip carrier (SOJ) mounted to a printed wiring board 30 pad (SIMM) SIP. This packaging approach provides a 6 to 1 density increase over standard provides a 6 to 1 density increase over standard DIP packaging.

The operation of the AK48064S is identical to eight 64K dynamic RAMs. The data input is tied to the data output and brought out separately for each device, with common RAS and CAS control. This common I/O feature dictates the use of early-write cycles to prevent contention of D and




S30P-1 **PACKAGE** 


# **FEATURES**

- 65,536 x 8 bit organization 30 Pad (SIMM) Single In-line Memory Module packaging
- JEDEC approved pinout
- Each device has common D and Q lines with common RAS and CAS control
- 2.0 Watt active and 160 mW standby (max) Operating free air temperature:  $0^{\circ}$ c to  $70^{\circ}$
- AK48256S Upward compatable with and AK4810245
- Available in leadless or leaded version

# PIN ASSIGNMENT



# FUNCTIONAL DIAGRAM



| A <sub>0</sub> -A <sub>7</sub><br>DQ<br>CAS<br>RAS<br>W | Address Inputs Data In/Data Out Column Address Strobe Row Address Strobe Write Enable |
|---|---|
| vcc   | 5V Supply   |
| vss   | Ground  |




AK49064S 65,536 x 9 bit NMOS Dynamic Random Access Memory

### DESCRIPTION

The Accutek AK49064S high density memory module is a random access memory organized in  $64K\ x\ 9$ bit words. The assembly consists of nine 64K x 1 DRAMs in plastic leaded chip carrier (SOJ) mounted to a printed wiring board 30 pad (SIMM) SIP. This packaging approach provides a 6 to 1 density increase over standard DIP packaging.

The operation of the AK49064S is identical to nine 64K dynamic RAMs. For the lower eight bits, the data input is tied to the data output and brought out separately for each device, with common RAS anc CAS control. This common I/O feature dictates the use of early-write cycles to prevent contention of D and Q. For the ninth bit, the data input (D9) and data output (Q9) nins are brought out separately and controlled by pins are brought out separately and controlled by a separate CAS 9 for that bit. Bit nine is generally used parity.




S30P-1 **PACKAGE** 


# **FEATURES**

- 65,536 x 9 bit organization 30 pad (SIMM) Single In-line Memory Module packaging
- JEDEC approved pinout
- Common CAS and common RAS control for eight common D and Q lines Separate CAS control for one separate pair
- of D and Q lines
- 2.25 Watt active and 180 mW standby (max) Operating free air temperature  $0^{\circ}c$  to  $70^{\circ}c$
- Upward with AK49256S compatable AK4910245
- Available in leadless or leaded version

# PIN ASSIGNMENT



# FUNCTIONAL DIAGRAM



| A0-A7 | Address Inputs        |
|-------|-----------------------|
| DQ    | Data In/Data Out      |
| CAS   | Column Address Strobe |
| RAS   | Row Address Strobe    |
| W     | Write Enable          |
| VCC   | 5V Supply             |
| VSS   | Ground                |
|       |                       |

# ABSOLUTE MAXIMUM RATINGS (See note)

| Rating                              |                        | Symbol          | AK41128H<br>AK42064H<br>Value | AK41256S<br>AK44064S<br>Value | AK48064S<br>AK49064S<br>Value | Unit |
|-------------------------------------|------------------------|-----------------|-------------------------------|-------------------------------|-------------------------------|------|
| Voltage on any pin rela             | ted to V <sub>SS</sub> | VIN, VOUT       | -1 to +7.0                    | -1 to +7.0                    | -1 to +7.0                    | v    |
| Voltage on V <sub>CC</sub> supply r | elative to VSS         | v <sub>CC</sub> | -1 to +7.0                    | -1 to +7.0                    | -1 to +7.0                    | ٧    |
| Storage Temperature                 | LCC/Ceramic            | Tstg            | -55 to +150                   | -55 to +150                   |                               | oC   |
| ·                                   | PLCC/PCB               |                 | -55 to +125                   | -55 to +125                   | -55 to +125                   |      |
| Power Dissipation                   | _                      | PD              | 1.0                           | 2.0                           | 4.0                           | w    |
| Short Circuit Output Cu             | rrent                  | IOS             | 50                            | 50                            | 50                            | m.A. |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device

contains circuity to protect the inputs against damage due to high static voltage or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher that maximum rated voltage to this high impedance circuit.

# RECOMMENDED OPERATING CONDITIONS (Referenced to $V_{\rm SS}$ )

| Parameter                      | Symbol          |      | Value |     | Unit | Operating Temperature |
|--------------------------------|-----------------|------|-------|-----|------|-----------------------|
|                                |                 | Min  | Тур   | Max |      |                       |
| Supply Voltage                 | v <sub>CC</sub> | 4.5  | 5.0   | 5.5 | v    |                       |
|                                | v <sub>ss</sub> | 0    | 0     | 0   | v    | 0oC to 70oC           |
| Input High Voltage, all inputs | VIH             | 2.4  | -     | 6.5 | v    | 000 18 7080           |
| Input Low Voltage, all inputs  | AIL             | -1.0 | -     | 0.8 | ٧    |                       |

# CAPACITANCE (TA=25°C)

| Parameter   | Symbol |         |         | Maximu  |         | Unit    |         |    |
|---|--------|---------|---------|---------|---------|---------|---------|----|
|   |        | AK41128 | AK42064 | AK41256 | AK44064 | AK48064 | AK49064 |    |
| Input Capacitance D                               | CIND   | 12      | 5       | 12      | 5       | 5       | 5       | pF |
| Input Capacitance A <sub>0</sub> ~ A <sub>7</sub> | CINA   | 12      | 12      | 22      | 22      | 44      | 49      | pF |
| Input Capacitance CAS, W                          | CINC   | 18      | 18      | 34      | 34      | 68      | 76      | pF |
| Output Capacitance Q                              | Cour   | 16      | 7       | 30      | 7       | 7       | 7       | pF |
| Input Capacitance RAS                             | CINR   | 8       | 18      | 8       | 34      | 68      | 76      | pF |

# DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

| Parameter  | Symbol            |     |     | AK42064 |     | AK41256 |      | AK44064 |     | AK48064 |     | AX49064 |     | Unit |
|--|-------------------|-----|-----|---------|-----|---------|------|---------|-----|---------|-----|---------|-----|------|
|  | _                 | Min | Max | Min     | Maz | Min     | Max  | Min     | Мах | Min     | Max | Min     | Max |      |
| OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling; t <sub>RC</sub> =min.)(minimum cycle time)  | 1CC1              | -   | 54  | -       | 100 | -       | 62   | -       | 200 | -       | 400 | -       | 450 | æλ   |
| STANDBY CURRENT* Average Power Supply Current (RAS/CAS = $V_{1H}$ )  | I <sub>CC2</sub>  | _   | 8   | -       | 8   | -       | 16   | -       | 16  | -       | 32  | -       | 36  | æA   |
| REFERSH CURRENT* Average Power Supply Current (CAS - V <sub>IH</sub> ; RAS cycling, t <sub>RC</sub> -min.)(minimum cycle time)   | 1003              | -   | 42  | ~       | 76  | -       | 50   | -       | 152 | -       | 304 | -       | 342 | шA   |
| PAGE MODE CURRENT* Average Power Supply Current (RAS = V <sub>IL</sub> , CAS cycling; t <sub>PC</sub> -min.)(minimum cycle time)   | I <sub>CC</sub> 4 | -   | 39  | -       | 70  | -       | 47   | -       | 140 | -       | 280 | -       | 315 | IRA  |
| INPUT LEAKAGE CURRENT, any input (0V <v<sub>IN&lt;5.5V, V<sub>CC</sub>=5.5V, V<sub>SS</sub>=0V, all other pins not under test=0V)</v<sub>  | 111               | -20 | 20  | - 20    | 20  | -40     | • 40 | -40     | 40  | -80     | 80  | -90     | 90  | uλ   |
| OUTPUT LEARAGE CURRENT (Data out is disabled, OV <vout<5.5v)< td=""><td>IOL</td><td>-20</td><td>20</td><td>-10</td><td>-10</td><td>-40</td><td>40</td><td>-10</td><td>10</td><td>-10</td><td>10</td><td>-10</td><td>10</td><td>uA</td></vout<5.5v)<> | IOL               | -20 | 20  | -10     | -10 | -40     | 40   | -10     | 10  | -10     | 10  | -10     | 10  | uA   |
| OUTPUT LEVEL Output High Voltage (I <sub>DH</sub> =-5.0mA)   | V <sub>OH</sub>   | 2.4 | -   | 2.4     | -   | 2.4     | -    | 2.4     | -   | 2.4     | -   | 2.4     | -   | v    |
| OUTPUT LEVEL, Output Low Voltage (101.4.2mA)   | V <sub>OL</sub>   | -   | 0.4 | -       | 0.4 | -       | 0.4  | -       | 0.4 | _       | 0.4 | -       | 0.4 | v    |

Note:  $\mathbf{1}_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with the output open.

# AC CHARACTERISTICS (Recommended operation conditions unless otherwise noted.)


| Parameter Notes                                  | Sym       | 100.       | NS   | 120    | NS         | 150NS  |     | Unit       |     |
|--|-----------|------------|------|--------|------------|--------|-----|------------|-----|
| NOTES  | Alternate | *Standard  | Hin  | Max    | Min        | Мах    | Hin | Max        |     |
| Time between Refresh                             | tREF      | TRVRV      | i -  | 1 2    | 2          | -      | 2   | -          | ms  |
| Random Read/Write Cycle Time                     | tRC       | TRELREL    | 200  | i -    | 230        | i -    | 260 | <u> </u>   | ns  |
| Read-Write Cycle Time                            | l tRWC    | TRELREL    | 230  | i -    | 265        | i -    | 280 | <u> </u> - | ns  |
| Page Mode Cycle Time                             | tPC       | TCELCEL    | 105  | -      | 120        | -      | 145 | -          | ns  |
| Page Mode Read-Write Cycle Time                  | tPRWC     | TCEHCEK    | 135  | 1      | 155        |        | 180 |            | ns  |
| Access Time from RAS (4),(6)                     | l trac    | TRELQV     | i -  | 100    | -          | 120    | -   | 1 150      | ns  |
| Access Time from CAS (5),(6)                     | LCAC      | TCELQV     | i -  | 50     | -          | 60     | -   | 75         | an  |
| Output Buffer Turn off Delay                     | LOFF      | TCEHQZ     | i 0  | i 30   | 0          | 35     | 0   | 40         | ns  |
| Transition Time                                  | l tT      | <b>T</b> T | 3    | 50     | 3          | 50     | 3   | 50         | ns  |
| RAS Precharge Time                               | l tRP     | TREHREL    | 90   | -      | 100        | - 1    | 100 | -          | ns  |
| RAS Pulse Width                                  | l tras    | TRELREH    | 100  | 10000  | 120        | 110000 | 150 | 10000      | ns  |
| RAS HOld Time                                    | tRSH      | TCELREH    | 50   | i -    | 60         | 1 -    | 75  | -          | ns  |
| CAS Precharge Time (Page mode only)              | tCP       | TCEHCEL    | 45   | -      | 50         | -      | 60  | -          | ns  |
| CAS Precharge Time (All cycles except page mode) | tCPN      | TCEHCEL    | 25   | -      | 30         | i - i  | 30  | - 1        | ns  |
| CAS Pulse Width                                  | l tCAS    | TCELCEH    | 50   | 110000 | <b>6</b> 0 | 10000  | 75  | 100001     | ns  |
| CAS HOld Time                                    | l tCSH    | TRELCEH    | 100  | -      | 120        | -      | 150 | 1 - 1      | ns  |
| RAS to CAS Delay Time                            | l tRCD    | TRELCEL    | 20   | 50     | 20         | 60     | 25  | 75         | ns  |
| CAS to RAS Precharte Time                        | tCRP      | TCEHREL    | 0    | i -    | 0          | l - i  | 0   | i - i      | ns  |
| Row Address Set Up Time                          | l tASR    | TAVREL     | 0    | i -    | 0          | -      | 0   | - [        | ns  |
| Row Address Hold Time                            | trah      | TRELAX     | 10   | -      | 10         | -      | 15  | -          | ns  |
| Column Address Set Up Time                       | LASC      | TAVCEL     | 0    | i -    | 0          | - 1    | 0   | - 1        | ns  |
| Column Address Hold Time                         | tCAH      | TCELAX     | 15   | l -    | 15         | i -    | 20  | 1 - 1      | ns  |
| Read Command Set Up Time                         | l tRCS    | TWHCEL     | i 0  | -      | 0          | -      | 0   | l - i      | ns  |
| Read Command Hold Time Reference to CAS (9)      | l tRCH    | TCEHWX     | 1 0  | -      | 0          | ļ -    | 0   | - 1        | ns  |
| Read Command Hold Time Referenced to RAS (9)     | tRRH      | TREHWX     | 20   | -      | 20         | -      | 20  | - 1        | ns. |
| Write Command Set Up Time (8)                    | i twcs    | TWLCEL     | 0    | -      | 0          | -      | 0   | i -        | ns  |
| Write Command Hold Time                          | i tCH     | TCELWH     | 20   | -      | 25         | -      | 30  | - 1        | ns  |
| Write Command Pulse Width                        | l tWP     | TWLWH      | 20   | l -    | 25         | -      | 30  | -          | ns  |
| Write Command to RAS Lead Time                   | LRWL      | TWLREH     | 35   | -      | 40         | -      | 45  | i - i      | ns  |
| Write Command to CAS Lead Time                   | tCWL      | TWLCEH     | 35   | -      | 40         | -      | 45  | -          | ns  |
| Data In Set Up Time                              | tDS       | TCVCEL     | 1 0  | -      | 0          | -      | 0   | -          | ns  |
| Data In Hold Time                                | tDH       | TCELDX     | 1 20 | i –    | 25         | -      | 30  | -          | ns  |
| CAS to W Delay                                   | l tCWD    | TCELWL     | 1 40 | i -    | 50         | -      | 60  | -          | ns  |
| RAS to W Delay                                   | tRWD      | TRELWL     | 1 90 | l –    | 1 110      | 1 -    | 120 | 1 + 1      | ns  |

# NOTES


- An initial pause of 200uS is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- 2. AC characteristics assume  $t_T = 5nS$
- 3.  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$
- 4.  $t_{RCD}$  is specified as a reference point only. If  $t_{RCD} \leq t_{RCD}(\text{max.})$  the specified maximum value of  $t_{RAC}(\text{max.})$  can be met. If  $t_{RCD} > t_{RCD}(\text{max.})$  then  $t_{RAC}$  is increased by the amount that  $t_{RCD}$  exceeds  $t_{RCD}(\text{max.})$
- 5. Assumes that  $t_{RCD} \ge t_{RCD}(max.)$ .

- Measured with a load equivilent to 2 TTL loads and 100pF.
- 7.  $t_{RCD}(min.) = t_{RAH}(min.) + 2t_{T} + t_{ASC}(min.)$ ;  $t_{T} = 5nS.$
- 8. twcs, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs > twcs(min.), the cycle is an early-write cycle, and the data out pin will remain open circuit (high impedance) throughout entire cycle.
  - If tcWD\tcWD(min.) and tRWD\tryD\tryD(min.), the cycle is a readwrite cycle and data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.
- 9. Either  $t_{\mbox{\scriptsize RRH}}$  or  $t_{\mbox{\scriptsize RCH}}$  must be satisfied for a read cycle.


# **READ CYCLE**




# WRITE CYCLE (EARLY WRITE)




# PAGE MODE READ CYCLE




# PAGE MODE WRITE CYCLE



# READ-WRITE/READ-MODIFY-WRITE CYCLE




# PAGE MODE READ-WRITE CYCLE




# RAS-ONLY REFRESH CYCLE

NOTE:  $\overline{\text{CAS}} = V_{\text{IH}}$ ,  $\overline{\text{W}}$ , D = Don't Care



# HIDDEN RAS-ONLY REFRESH CYCLE



# **OPERATION**

#### Address Inputs

A total of sixteen binary input address bits are required to decode any one of 65,536 storage cell locations within each of the 64K DRAMs. Eight row-address bits are established on the input row-address bits are established on the input Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (trah) specification has been satisfied and the address inputs have been changed from row-addresses to column-address.

#### Write Enable

The read mode or write mode is selected with the  $\overline{W}$  input. A logic high (1) on  $\overline{W}$  dictates read mode; logic low (0) dicatates when read mode is selected.

#### Data Input

Data is written into the selected cell during a write or read-write cycle. The last falling edge of  $\overline{W}$  or  $\overline{CAS}$  is a strobe for the Data In (D) register. In a write cycle, if  $\overline{W}$  is brought low (write mode) before  $\overline{CAS}$ , D is strobed by CAS, and the set-up and hold times are referenced to  $\overline{CAS}$ . In a read-write cycle,  $\overline{W}$  will be delayed until  $\overline{CAS}$  has made its negative transition. Thus D is strobed by  $\overline{W}$  and set-up and hold times are referenced to  $\overline{W}$ .

#### Data Output

Data-out is the same polarity as data-in. The output is is a high impedance state until CAS is brought low. In a read cycle, or a read-write

cycle, the output is valid after  $t_{RAC}$  from transition of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied, or after  $t_{CAC}$  from transition of  $\overline{CAS}$  when the transition occurs after  $t_{RCD}$  (max). Data Remains valid until  $\overline{CAS}$  is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid. The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads.

#### Page Mode

Page mode operation permits strobing the row-address into the high density memory while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

#### RAS Only Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ( $A_0 \sim A_6$ ) at least every two milliseconds. During refresh, either VIL or VIH is permitted for A7. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each row to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

#### Hidden Refresh

A RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding  $\overline{\text{CAS}}$  at  $v_{\text{IL}}$  from a previous memory read cycle.




# **ACCUTEK**

# AK41512H 524,288 x 1 bit NMOS Dynamic Random Access Memory

### DESCRIPTION

The Accutek AK41512H high density memory module is a random access memory organized in  $512K \times 1$  bit words. The assembly consists of two standard 256K  $\times 1$  DRAMs in leadless chip carrier mounted to a multi-layer ceramic 18 pin DIP. This packaging approach provides an almost 2 to 1 density increase.

The operation of the AK41512H is identical to two 256K dynamic RAMs. The data inputs are common and data outputs are common with control by utilizing separate RAS and separate CAS for each device.




PACKAGE D18C-2


# **FEATURES**

- 524,288 x 1 bit organization
- 18 pin Dual In-line Package (1.080 x .300 inch)
  Common D and Q lines with separate RAS and

- CAS
  Refresh period 4ms/256 cycle
  375 mW active 45 mW standby (max)
  Available with CAS-before-RAS refresh (specify)
- Available screened to mil-std-883C
- Downward compatable with AK41128H



# PIN ASSIGNMENT



| Ao-Aa | Address Inputs        |
|-------|-----------------------|
|       |                       |
| D     | Data Input            |
| Q     | Data Output           |
| CAS   | Column Address Strobe |
| RAS   | Row Address Strobe    |
| W     | Write Enable          |
| VCC   | 5V Supply             |
| vss   | Ground                |




# AK42256H 262,144 x 2 bit NMOS Dynamic Random Access Memory

# DESCRIPTION

The Accutek AK42256H high density memory module is a random access memory organized in 256K x 2 bit words. The assembly consists of two standard 256K x 1 DRAMs in leadless chip carrier mounted to a multi-layer ceramic 18 pin DIP. This packaging approach provides an almost 2 to 1 density increase.

The operation of the AK42256H is identical to two 256K dynamic RAMs. The data input and data output pins are separate for each device with common RAS and common CAS.



PACKAGE D18C-2

#### **FEATURES**

- 262,144 x 2 bit organization
- 18 pin Dual In-line Package
- (1.080 x .300 inch)


  Separate D and Q line for each device with common RAS and CAS control

  Refresh period 4ms/256 cycle
  700 mW active 45 mW standby (max)


  Available with CAS-before RAS refresh

- (specify)
- Available screened to mil-std-883C.
- \* Downward compatable with AK42064H

# PIN ASSIGNMENT



# FUNCTIONAL DIAGRAM



| An-Ag | Address Inputs        |
|-------|-----------------------|
|       | Address impurs        |
| D     | Data Input            |
| Q     | Data Output           |
| CAS   | Column Address Strobe |
| RAS   | Row Address Strobe    |
| W     | Write Enable          |
| VCC   | 5V Supply             |
| VSS   | Ground                |




# AK411024S 1,048,576 x 1 bit NMOS Dynamic Random Access Memory

### DESCRIPTION

The Accutek AK411024S high density memory module is a random access memory organized in 1 Meg x 1 bit words. The assembly consists of four standard 256K x 1 DRAMs in leadless chip carrier mounted to a multi-layer ceramic 22 pin SIP. This packaging approach provides a 4 to 1 density increase over standard dip packaging.

The operation of the AK411024S is identical to four 256K dynamic RAMs. The data inputs are common and data outputs are common with control by utilizing separate RAS for each device.




PACKAGE S22C-2


#### **FEATURES**

- refresh
- 1,048,576 x l bit organization
  22 pin Single In-line Package
  (2.400 x .200 x .335 inch)
  Common D and Q lines with separate RAS
  Refresh period 4ms/256 cycle
  420 mW active 90 mW standby (max)
  Available with CAS-before-RAS ref (specify)
- Available screened to mil-std-883C
   Upward compatable with AK414096S
   Downward compatable with AK41256S

# FUNCTIONAL DIAGRAM



# PIN ASSIGNMENT



| AO-AB | Address Inputs        |
|-------|-----------------------|
| D     | Data Input            |
| Q     | Data Output           |
| CAS   | Column Address Strobe |
| RAS   | Row Address Strobe    |
| W     | Write Enable          |
| VCC   | 5V Supply             |
| VSS   | Ground                |
|       |                       |




AK44256S 262,144 x 4 bit NMOS Dynamic Random Access Memory

# DESCRIPTION

The Accutek AK44256S high density memory module is a Random Access Memory organized in 256K x 4 bit words. The assembly consists of four standard 256K x 1 DRAMs in leadless chip carrier mounted to a multi-layer ceramic 22 pin SIP. This packaging approach provides a 4 to 1 density increase over standard dip packaging.

The operation of the AK44256S is identical to four 256K Dynamic RAMs. The data input and data output pins are separate for each device with common RAS and common CAS control.




PACKAGE 522C-2


# **FEATURES**

- 262,144 x 4 bit organization

- 22 pin Single In-line Package
  (2.400 x .200 x .345 inch)
  JEDEC approved pinout
  Separate D and Q lines for each device with common RAS and CAS control
- 1.4 Watt active and 90 mW standby (max) Available with CAS-before-RAS re refresh Available
- (specify)
- Available screened to mil-std-883C
- \* Downward compatable with AK44064S



### PIN ASSIGNMENT



| Ao-As | Address Inputs        |
|-------|-----------------------|
| ď     | Data Input            |
| Q     | Data Output           |
| ČAS   | Column Address Strobe |
| RAS   | Row Address Strobe    |
| W     | Write Enable          |
| VCC   | 5V Supply             |
| VSS   | Ground                |




AK48256S 262,144 x 8 bit NMOS Dynamic Random Access Memory

#### DESCRIPTION

The Accutek AK48256S high density memory module is a random access memory organized in 256K x 8 bit words. The assembly consists of eight standard 256K x 1 DRAMs in plastic leaded chip carrier (SOJ) mounted to a printed wiring board 30 pad (SIMM) SIP. This packaging approach provides a 6 to 1 density increase over standard DIP packaging DIP packaging.

The operation of the AK48256S is identical to eight 256K dynamic RAMs. The data input is tied to the data output and brought out separately for each device, with common RAS and CAS control. This common I/O feature dictates the use of early-write cycles to prevent contention of D and




PACKAGE S30P-1


# **FEATURES**

- 262,144 x 8 bit organization 30 Pad (SIMM) Single In-line Memory Module packaging
- JEDEC approved pinout
- Each device has common D and Q lines with common RAS and CAS control
- with CAS-before-RAS Available refresh (specify)
- 2.8 Watt active and 180 mW standby (max)
- Operating free air temperature:  $0^{\circ}$ c to  $70^{\circ}$
- Upward compatable with AK481024S Downward compatable with AK48064S
- Available in leadless or leaded version

# FUNCTIONAL DIAGRAM



# PIN ASSIGNMENT



### PIN NOMENCLATURE

Data In/Data Out Address Inputs DO BK-0A CAS Column Address Strobe RAS Row Address Strobe Write Enable VCC 5V Supply vss Ground



AK49256S 262,144 x 9 bit NMOS Dynamic Random Access Memory

### DESCRIPTION


The Accutek AK49256S high density memory module is a random access memory organized in 256K x 9 bit words. The assembly consists of nine 256K x 1 DRAMs in plastic leaded chip carrier (SOJ) mounted to a printed wiring board 30 pad (SIMM) SIP. This packaging approach provides a 6 to 1 density increase over standard DIP packaging.


The operation of the AK49256S is identical to nine 256K dynamic RAMs. For the lower eight bits, the data input is tied to the data output and brought out separately for each device, with common RAS and CAS control. This common I/O feature dictates the use of early-write cycles to prevent contention of D and Q. For the ninth bit, the data input (D9) and data output (Q9) pins are brought out separately and controlled by a separate CAS 9 for that bit. Bit nine is generally used for parity.

# **FEATURES**

- 262,144 x 9 bit organization 30 pad (SIMM) Single In-line Memory Module packaging
- JEDEC approved pinout
- Common CAS and common RAS control for eight common D and Q lines
- Separate CAS control for one separate pair of D and Q lines
- CAS-before-RAS refresh Available with (specify)
- 3.15 Watt active and 205 mW standby (max)
- Operating free air temperature 0°c to 70°c
- Upward compatable with AK491024S
- Downward compatable with AK49064S
- Available in leadless or leaded version


# FUNCTIONAL DIAGRAM





PACKAGE S30P-1

### PIN ASSIGNMENT



#### PIN NOMENCLATURE

DQ Data In/Data Out Ao-Ag Address Inputs Column Address Strobe CAS RAS Row Address Strobe Write Enable 5V Supply VCC Ground VSS

# ABSOLUTE MAXIMUM RATINGS (See note)

| Rating  | Symbol          | AK41512H<br>AK42256H<br>Value | AK411024S<br>AK44256S<br>Value | AK48256S<br>AK49256S<br>Value | Unit |
|---|-----------------|-------------------------------|--------------------------------|-------------------------------|------|
| Voltage on any pin relative to VSS              | VIN, VOUT       | -1 to +7.0                    | -1 to +7.0                     | -1 to +7.0                    | ٧    |
| Voltage on $V_{CC}$ supply relative to $V_{SS}$ | v <sub>cc</sub> | -1 to +7.0                    | -1 to +7.0                     | -1 to +7.0                    | v    |
| Storage Temperature LCC/Ceramic                 | Tstg            | -55 to +150                   | -55 to +150                    |                               | oC   |
| PLCC/PWB  |                 | -55 to +125                   | -55 to +125                    | -55 to +125                   |      |
| Power Dissipation                               | PD              | 1.0                           | 2.0                            | 4.0                           | W    |
| Short Circuit Output Current                    | Ios             | 50                            | 50                             | 50                            | mA   |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device

contains circuity to protect the inputs against damage due to high static
voltage or electric fields. It is advised that normal precautions be taken
to avoid application of any voltage higher
that maximum rated voltage to this high
impedance circuit.

# RECOMMENDED OPERATING CONDITIONS (Referenced to VSS)

| Parameter                      | Symbol          |      | Value |     | Unit | Operating Temperature |
|--------------------------------|-----------------|------|-------|-----|------|-----------------------|
|                                | _               | Min  | Тур   | Max |      |                       |
| Supply Voltage                 | v <sub>CC</sub> | 4.5  | 5.0   | 5.5 | v    |                       |
|                                | v <sub>ss</sub> | 0    | 0     | 0   | v    | OoC to 70oC           |
| Input High Voltage, all inputs | VIH             | 2.4  | -     | 6.5 | ٧    | 000 10 7000           |
| Input Low Voltage, all inputs  | VIL             | -1.0 | -     | 0.8 | v    |                       |

# CAPACITANCE (TA=25°C)

| Parameter   | Symbol           |         | Unit    |          |         |         |         |    |             |
|---|------------------|---------|---------|----------|---------|---------|---------|----|-------------|
|   |                  | AK41512 | AK42256 | AK411024 | AK44256 | AK48256 | AK49256 |    |             |
| Input Capacitance D                               | CIND             | 16      | 7       | 30       | 7       | 7       | 7       | pF | <del></del> |
| Input Capacitance A <sub>0</sub> ~ A <sub>8</sub> | CINA             | 16      | 16      | 30       | 30      | 60      | 67      | pF |             |
| Input Capacitance CAS, W                          | CINC             | 22      | 22      | 42       | 42      | 84      | 94      | pF |             |
| Output Capacitance Q                              | C <sub>OUT</sub> | 16      | 7       | 30       | 7       | 7       | 7       | pF |             |
| Input Capacitance RAS                             | CINR             | 10      | 22      | 10       | 42      | 84      | 94      | pF |             |

# ${f DC}$ CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

| Parameter  | Symbol           |     |      | 1512 AK422 |     | AX411024 |      | AK44256 |     | AK48  | 256 | AK49256 |      | Unit        |
|--|------------------|-----|------|------------|-----|----------|------|---------|-----|-------|-----|---------|------|-------------|
|  |                  | Min | Max  | Min        | Max | Min      | Max  | Min     | Hax | Min   | Max | Min     |      | J           |
| OPERATING CURRENT* Average Power Supply Current (RXS, CXE cycling; t <sub>RC</sub> -min.)(minimum cycle time)  | 1CC1             | -   | 74.5 | -          | 140 | -        | 83.5 | -       | 280 | -     | 560 | -       | 630  | BA.         |
| STANDBY CURRENT® Average Power Supply Current<br>(AAS/CAS = V <sub>IH</sub> )  | ICC3             | -   | 9    | -          | 9   | -        | 18   | -       | 18  | -     | 36  | -       | 40.5 | <b>a</b> .\ |
| REFERSH CURRENT <sup>®</sup> Average Power Supply Current<br>(CAS <sup>®</sup> V <sub>IH</sub> ; RAS cycling, t <sub>RC</sub> -min.)(minimum cycle time) | 1 <sub>CC3</sub> | -   | 64.5 | -          | 120 | -        | 73.5 | -       | 240 | -     | 480 | -       | 540  | 20          |
| PAGE MODE CURRENT* Average Pover Supply Current (RAS = V <sub>IL</sub> , CAS cycling; t <sub>PC</sub> =min.)(minimum cycle time)                         | I <sub>CC4</sub> | -   | 39.5 | -          | 70  | -        | 48.5 | ٠       | 140 | -     | 280 | -       | 315  | <b>B</b> A  |
| INPUT LEARAGE CURRENT, any input (0V <v<sub>IN&lt;5.5V, V<sub>CC</sub>=5.5V, V<sub>SS</sub>=0V, all other pinä not under test=0V)</v<sub>                | IIL              | -20 | 20   | -20        | 20  | -40      | 40   | -40     | 40  | -80   | 80  | -90     | 90   | u.          |
| OUTPUT LEARAGE CURRENT<br>(Data out is disabled, OV_V <sub>OUT</sub> _5.5V)  | IOL              | -20 | 20   | -10        | -10 | -40      | 40   | -10     | 10  | -10   | 10  | -10     | 10   | u.          |
| OUTPUT LEVEL Output High Voltage<br>(I <sub>OH</sub> 5.0mA)  | VOH              | 2.4 | -    | 2.4        | -   | 2.4      | -    | 2.4     | -   | . 2.4 | 1   | 2.4     | -    | ٧           |
| OUTPUT LEVEL, Output Low Voltage   | VOL              | -   | 0.4  | -          | 0.4 | -        | 0.4  | -       | 0.4 | -     | 0.4 | -       | 0.4  | v           |

Note: I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC CHARACTERISTICS (Recommended operation conditions unless otherwise noted.)

| Parameter Notes  | Symbol         |           | 100NS            |          | 12           | ONS              | l 15       | Unit<br>+       |               |
|--|----------------|-----------|------------------|----------|--------------|------------------|------------|-----------------|---------------|
|  | Alternate      | *Standard | Hin              | Max      | Min          | Max              | Min        | Hax             | <u> </u>      |
| Time between Refresh   | tREF           | TRVRV     | i -              | 4        | i -          | 4                | -          | 4               | l ms          |
| Random Read/Write Cycle Time   | tRC            | TRELREL   | 210              | i -      | 230          | -                | 260        | -               | l ns          |
| Read-Write Cycle Time  | tRWC           | TRELREL   | 210              | -        | 230          | -                | 260        | -               | l ns          |
| Access Time from RAS (4),(6)   | LRAC           | TRELOV    | -                | 100      | -            | 1 120            | -          | 150             | l ns          |
| Access Time from CAS (5),(6)   | I tCAC         | TCELOV    | 1 -              | 50       | -            | 60               | -          | 75              |               |
| Output Buffer Turn off Delay   | tOFF           | TCEHQZ    | 0                | 25       | 0            | 25               | 0          | 30              | l na          |
| Transition Time  | l tT           | I TT      | 3                | 50       | 3            | 50               | 3          | 50              | ns            |
| RAS Precharge Time   | tRP            | TREHREL   | 90               | i - i    | 100          | · -              | 100        | - i             | l na          |
| RAS Pulse Width  | 1 tRAS         | TRELREH   | 1 110            | 1100000  | 120          | 1100000          | 150        | 11000001        | ns            |
| RAS Hold Time  | I tRSH         | TCELREH   | l 60             | - 1      | 60           | i - I            | 75         | †<br>  -        | l ns          |
| CAS Pulse Width  | tCAS           | TCELCEH   | 1 60.            | 1100000  | 60           | 11000001         | 75         | 11000001        | ns            |
| CAS Hold Time  | t CSH          | TRELCEH   | 110              | •<br>  - | 120          | · -              | 150        | ; - I           | l ns          |
| RAS to CAS Delay Time (4),(7)  | tRCD           | TRELCEL   | 20               | 50       | 22           | 60               | 25         | 75              | ns            |
| Cas to RAS Set Up Time   | l tCRS         | TCEXREL   | 1 15             | 1 - 1    | 20           | ·                | 20         | 1 - 1           | ns            |
| Row Address Set Up Time  | tASR           | TAVRELH   | i 0              | -   i    | 0            | - 1              | 0          | ++<br>  -       | ns            |
| Row Address Hold Time  | tRAH           | TRELAX    | 1 10             | -        | 12           | • · ·            | 15         | ••<br>  -       | ns            |
| Column Address Set Up Time   | l tASC         | TAVCEL    | 1 0              | †        | 0            | -                | 0          | • •<br>      -  | n:            |
| Column Address Hold Time   | l tCAH         | TCELAX    | 1 15             | +        | 20           | +<br>  -         | 25         | • •<br>      -  | n:            |
| Read Command Set Up Time   | tRCS           | TWHCEL    | • 0              | ·        | 0            | •<br>  -         | 0          | +<br>  -        | <br>! n:      |
|  | t tRCH         | TCEHWX    | +<br>I 0         | ·        |              | • ·              | 0          | +<br>  -        |               |
|  | tRRH           | TREHWX    | 20               | +        | 20           | • ·              | 20         | • ~ <del></del> | ns            |
|  | tWCS           | TWLCEL    | +                | +        | · 0          | •<br>  -         | 0          | ••<br>  -       | ns            |
| Write Command Pulse Width  | tWP            | TWLWH     | 1 15             | +        | 20           | •<br>  ~         | 25         |                 | ns            |
| Write Command Hold Time  | tWCH           | TCELWH    | 1 15             | •        | 20           | ••               | 1 25       | ••              | l n           |
| Write Command to RAS Lead Time   | tRWL           | I TWLREH  | 1 40             | i -      | 50           | ;<br>            | 60         | ·               | l n           |
| Write Command to CAS Lead Time   | 1 tCWL         | 1 TWLCEH  | 40               | ;<br>i - | 50           |                  | 60         | ÷               |               |
| Data In Set Up Time  |                | 1 TOVCEL  | 1 0              | i        |              | :<br>            |            | ·               |               |
| Data In Hold Time  | +              | TCELDX    | <br>  15         | ;        | 1 20         | ·                | <br>l 25   | ·               |               |
|  | - +            | TCELWL    | 1 15             | ·        |              | ·                |            | ·               |               |
| Refresh Set Up Time for CAS Referenced to RAS                          | · +            | TCELREL   | 1 20             | <b>4</b> | 25           | ·                | 1 30       | ·               |               |
| Refresh Hold Time for CAS Referenced to RAS                            | · <b></b>      | <b>+</b>  | <b>+</b>         | <b>+</b> | +            | +                | •          | ·               | <br> <br>  n: |
|  | - +            | TCELCEL   | <b>+</b>         | <b>+</b> | <b>+ - -</b> | +                | <b>+ -</b> | <b>*</b>        | •             |
| Page Mode Read/Write Cycle Time  | · <del>!</del> | •         | <u>+</u>         | <b>*</b> | <b>.</b>     | <b>.</b>         | <b>+</b> - | <b>+</b>        |               |
|  | - 4            | TCEHCEH   | • - <del>-</del> | •        | <b>+</b>     | <b>+</b>         | <b>+</b>   | +               | •             |
| Page Mode CAS Precharge Time  Refresh Counter Test RAS Pulse Width (9) | - <b></b>      | <b>+</b>  | <b>+</b>         | <b>+</b> | <b>+</b> -   | <b>*</b>         | <b>+</b>   | <b></b>         | <b>,</b> .    |
|  | · <b>+</b>     | <b>*</b>  | <b>+</b>         | •        | <b>+</b>     | <b>+</b>         | <b>+</b>   | +               | •             |
|  | +              | <b>+</b>  | <b>*</b>         | <b>+</b> | <b>+</b>     | <b>+</b> ~       | <b>+</b>   | •               | n:<br>+       |
|  | - <b>-</b>     | TREHCEL   | <b>+</b> -       | <b>+</b> | <b>+</b>     | •                | •          | <b>+</b>        | •             |
| Refresh Counter Test CAS Precharge Time (9)                            | +              | TCEHCEL   | <b>+</b>         | <b>+</b> | <u> </u>     | <b>*</b>         | •          | •               | •             |
| CAS Precharge Time for CAS before RAS Refresh Cycle                    | t CPR          | TCEHCEL   | 20               | -        | 1 25         | <del>-</del><br> | 1 30<br>1  | -               | n:            |

NOTES: \*These symbols are described in IEEE SD. 662-1980: IEEE Standard terminology for semiconductor memory.


# NOTES

- An initial pause of 200uS is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
  - If the internal refresh counter is to be effective, a minimum of 8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh initialization cycles are required.
- 2. AC characteristics assume  $t_T = 5nS$
- 3.  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$
- 4. tRCD is specified as a reference point only. If t<sub>RCD</sub><t<sub>RCD</sub>(max.) the specified maximum value of t<sub>RAC</sub>(max.) can be met. If t<sub>RCD</sub>>t<sub>RCD</sub>(max.) then t<sub>RAC</sub> is increased by the amount that t<sub>RCD</sub> exceeds t<sub>RCD</sub>(max.)
- 5. Assumes that  $t_{RCD} > t_{RCD}(max.)$ .

- Measured with a load equivilent to 2 TTL loads and 100pF, .
- 7.  $t_{RCD}(min.)=t_{RAH}(min.)+2t_{T}+t_{ASC}(min.)$ ;  $t_{T}=5nS.$
- 8. twos and town are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twos > twos(min.), the cycle is an early-write cycle, and the data out pin will remain open circuit (high impedance) throughout entire cycle.
  - If  $t_{CWD} \ge t_{CWD}(min.)$  the cycle is a read-write cycle and data out contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.
- 9. Test mode write cycle only.
- 10. Either  $t_{RCH}$  or  $t_{RRH}$  must be satsified for a read cycle.


# **Timing Diagrams**

# "RAS-Only" Refresh Cycle




NQTE:  $\overline{CAS} = V_{IH}$ , W, D = Don't Care


# Read Cycle




# Write Cycle (Early Write)




# Page Mode Read Cycle




# Page Mode Write Cycle




# Read-Write/Read-Modify-Write Cycle



# Page Mode Read-Write Cycle




# Hidden Refresh Cycle



# "CAS-Before-RAS" Refresh Cycle

(when specified)



NOTE: A, W, D = Don't Care

### **OPERATION**

The high density DRAM modules can operate under the condition of tRCD(max.) = tCAC, thus providing optimal timing for address multiplexing. These devices have minimal hold times for Addresses (tCAH), Write-Enable (tWCH) and Data-in (tDH). The hold times of the Column Address, D and W as well as tCWD (CAS to W Delay) are not restricted by tRCD.

The output buffer is controlled by the state of W when CAS goes low. When W is low during a CAS transition to low, the device goes into an early-write mode in which the output floats and the common I/O bus can be used. When W goes low after tCWD following a CAS transition to low, the device goes into the delayed write mode. The output then contains the data from the selected cell and the data from D is written into that cell.

#### Address Inputs

A total of eighteen binary input address bits are required to decode any one of 262,144 storage cell locations within each of the 256K DRAMs. Nine row-address bits are established on the input pins (A<sub>0</sub> through A<sub>8</sub>) and latched with Row Address Strobe (RAS). The nine column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tranh) specification has been satisfied and the address inputs have been changed from row-addresses to column-address.

#### Write Enable

The read mode or write mode is selected with the W input. A logic high (1) on W dictates read mode; logic low (0) dicatates when read mode is selected.

#### Data Input

Data is written into the selected cell during a write or read-write cycle. The last falling edge of W or CAS is a strobe for the Data In (D) register. In a write cycle, if W is brought low (write mode) before CAS, D is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, W will be delayed until CAS has made its negative transition. Thus D is strobed by W and set-up and hold times are referenced to W.

### Data Output

Data-out is the same polarity as data-in. The output is is a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after trace from transition of RAS when transition of CAS when the transition occurs after trace from transition of CAS when the transition occurs after trace (max). Data Remains valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid. The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads.

#### Page Mode

Page mode operation permits strobing the row-address into the high density memory while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

#### RAS-Only Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses ( $\lambda_0 \sim \lambda_7$ ) at least every four milliseconds. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 256 row-addresses with RAS will cause all bits in each row to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

#### Hidden Refresh

A RAS-ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding CAS at  $V_{\rm IL}$  from a previous memory read cycle.

# CAS-before-RAS Refresh (specified option)


CAS-before-RAS refreshing is available as an option on 256K DRAM based modules. If CAS is held low for the specified period (tFCS) before RAS goes low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

### Nibble Mode (specified option)


Nibble mode operation allows faster successive data operation on 4 bits. The first of 4 bits is accessed in the usual manner with read data coming out at tCAC time. By keeping RAS low, CAS can be cycled up and then down, to read or write the next three pages at a high data rate (faster than tCAC). Row and column addresses need only be supplied for first access of the cycles. From then on, the falling edge of CAS will activate the next bit. After four bits have been accessed, the next bit will be the same as the first bit accessed(wrap-around method). As determines the starting point of the circular 4 nibble bits. Row A8 and column A8 provide the two binary bits needed to select one of four bits. From then on, successive bits come out in a binary fashion; 00 -> 01 -> 10 -> 11 with A8 row being the least significant address.

A nibble cycle can be a read, write, or late write cycle. Any combinations of reads and writes or late writes will be allowed. The circular wrap-around will continue for as long as RAS is kept low.


D18C-1



D18C-2




# S22C-1




# 

# S30P-1



# ORDERING INFORMATION

# PART NUMBER CODING INTERPRETATION



### Examples:

AK44256SP-12 256K x 4 Dynamic Ram, SIP, page mode, Commercial, 120ns Access Time

AK41512HPM15 512K x 1 Dynamic Ram, Hermetic, DIP, page mode, Military, 150ns Access Time



ACCUTEK MICROCIRCUIT CORPORATION 72 Cherry Hill Drive Cherry Hill Research Park Beverly, MA 01915

617-927-4900 TWX 710-347-1660 Telecopier 617-927-0381