
## **Experiment 3**

Implement DTL NAND gate using parameters Bf=50, R1=2k, Rc=4k, R2=20k.


- 1. Perform the static analysis and calculate the noise margin.
- 2. Verify its functionality by performing transient analysis.
- 3. Find out practical Fan-out.


## DTL NAND Gate



**DTL NAND Gate Operation** 

When A=0 and B=1






When A=1 and B=0


+5V A D<sub>1</sub> X +5V (ideal)

(OFF)

B D<sub>2</sub> (ON)

When A=B=1





## DTL NAND Gate Static Analysis :-

\*d+1 transfer charx

·model 11 npn bf=so

911 out 3 0 91

-model di d

da 2 a di

db 2 a dl

dc 2 4 d1

dd 4 3 d1


81 1 2 2K

TO 1 out 4K

72 3 b 20K

Vbb b 0 -9

Vcc 1 0




- ·dc Va 0.5 5 0-05
- · Control

747

Plot V(a) V(out)

- · endc
- · end



Calculation of Noise Margin:

 $NM_L = V_{IL} - V_{OL}$ 

 $NM_H = V_{OH} - V_{IH}$ 

-> Observation from static Analysis:

 $\Rightarrow$ 

VOL = 0.03 V

NML = 1-12-0-03 = 1-09 V

VIL = 1-12 V

NMH=5-1-35 = 3.65 V

VIH = 1.35 V

```
@ DTL NAND Gate Transient Analysis:-
* HALL NAND transient response *
 ·model 21 npn bf=50
 JII OM 3 0 21
 · model di d
  da 2 a di
  db 2 a dl
  dc 2 4 d1
  dd 4 3 d1
  81 1 2 2K
  TC 1 DUT 4K
  72 3 b 20K
  Vbb b 0 -2
  Vcc 1 0 5
  Va a 0 pulse (0 5 20ps 10ps 10ps 200ps 550ps)
  · tran 20ps 1500ps
```

```
Va a 0 pulse(0 s 20ps lops lops 200ps ssops)

tran 20ps 1500ps

control
run

Plot V(a) V(out)

endc

end
```

# Calculation of Delay: - from transient analysis  $t_1 = 238ps, t_2 = 235ps$   $t_1 = 1-125psns, t_2 = 1-123psns$   $t_1 = 1-125psns, t_2 = 1-123psns$   $t_2 = 1-125psns, t_3 = 1-123psns$   $t_4 = 1-125psns, t_4 = 1-123psns$   $t_5 = t_{PLH} + t_{PHL} = \frac{2+3}{2} = 2-5ps$ 

DTL NAND Gate Fan-out :-\*DTL NAND FANOUT\* ·model 21 npn bf = 50 -model di d · subckt dflckt a b c 1 0 out 91 out 4 0 91 da 2 a di db 2 b d1 dc 2 3 d1 dd 3 4 d1 2 1 2K 1 out 4K 82 4 C 20K - ends dt/ckt \* Kladns\* Vcc 1 0 5 Vbb. C: 0 -2 201 201 202 2 0 2 209 0 10 10 Va a o s \* driver gate Xd a a c 10 out delickt \* Load gotes XLI out out c 1 0 outs delickt XL2 out out c 1 0 outs delext XL3 out out c 1 out# dickt XL42 out out c 1 0 outys differen -dc Va 0-5 5 0-05 8427 Plot V(oest1) V(a) -endc · end