


Experiment 3

Implement DTL NAND gate using parameters $B_f=50$, $R_1=2k$, $R_c=4k$, $R_2=20k$.


- 1. Perform the static analysis and calculate the noise margin.**
- 2. Verify its functionality by performing transient analysis.**
- 3. Find out practical Fan-out.**

DTL NAND Gate




DTL NAND Gate Operation


When $A=B=0$




When $A=0$ and $B=1$




When $A=1$ and $B=0$



When $A=B=1$



DTL NAND Gate



① DTL NAND Gate Static Analysis :-

dtl transfer char

• model q1 npn bf=50

q11 out 3 0 q1

• model d1 d

da 2 a d1

db 2 a d1

dc 2 4 d1

dd 4 3 d1

r1 1 2 2k

rc 1 out 4k

r2 3 b 20k

vbb b 0 -2

vcc 1 0 5

Va a 0 pulse(0 5 0ps 10ps 10ps 200ps 1000ps)

• dc Va 0.5 5 0.05


• Control

run

Plot V(a) V(out)

• endc

• end



Calculation of Noise Margin :

$$NM_L = V_{IL} - V_{OL}$$

$$NM_H = V_{OH} - V_{IH}$$

→ Observation from static Analysis :-

$$V_{OH} = 5V$$

$$V_{OL} = 0.03V$$

$$V_{IL} = 1.12V$$

$$V_{IH} = 1.35V$$

$$NM_L = 1.12 - 0.03 = 1.09V$$

$$NM_H = 5 - 1.35 = 3.65V$$

② DTL NAND Gate Transient Analysis:-

* dtl NAND transient response *

• model q1 npn bf=50

q11 out 3 0 q1

• model d1 d

da 2 a d1

db 2 a d1

dc 2 4 d1

dd 4 3 d1

rl 1 2 2k

rc 1 out 4k

re 3 b 20k

Vbb b 0 -2

Vcc 1 0 5

Va a 0 pulse(0 5 20ps 10ps 10ps 200ps 550ps)

• tran 20ps 1500ps

• control

run

plot V(a) V(out)

• endc

• end

Calculation of Delay:- from transient analysis

$$t_1 = 238 \text{ ps}, t_2 = 235 \text{ ps}$$

$$\therefore t_{PLH} = t_1 - t_2 = 3 \text{ ps}$$

$$t'_1 = 1.125 \text{ ns}, t'_2 = 1.123 \text{ ns}$$

$$\therefore t_{PHL} = 2 \text{ ps}$$

$$\therefore t_p = \frac{t_{PLH} + t_{PHL}}{2} = \frac{2+3}{2} = 2.5 \text{ ps}$$

③ DTL NAND Gate Fan-out :-

DTL NAND FANOUT

• model g1 npn bf=50

• model d1 d

• subckt dttckt a b c 1 0 out

g1 out 4 0 g1

da 2 a d1

db 2 b d1

dc 2 3 d1

dd 3 4 d1

rl 2 1 2k

rc 1 out 4k

re 4 c 20k

• ends dttckt

supply

Vcc 1 0 5

Vbb c 0 -2

Va a 0 5

* driver gate

Xd a a c 1 0 out1 dttckt

* Load gates

XL1 out1 out1 c 1 0 out2 dttckt

XL2 out1 out1 c 1 0 out3 dttckt

XL3 out1 out1 c 1 0 out4 dttckt

...

...

XL42 out1 out1 c 1 0 out43 dttckt

• dc Va 0.5 5 0.05

• control

run

Plot V(out1) V(a)

• endc

• end

$$\begin{aligned} V_{OH} &> V_{IH} \\ \checkmark V_{OL} &< V_{IL} \end{aligned}$$