## Introduction to Behavioural VHDL

#### Virendra Singh

**Professor** 

Dept. of Electrical Engineering, and

Dept. of Computer Science & Engg.

Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@{ee,cse}.iitb.ac.in





#### **VLSI** Realization Process

Customer's need

**Determine requirements** 

Write specifications

**Design synthesis and Verification** 

Test development

**Fabrication** 


Manufacturing test

Chips to customer





## The Role of Hardware Description Languages



- Design is structured around a hierarchy of representations
- HDLs can describe distinct aspects of a design at multiple levels of abstraction





#### **Basic VHDL Concepts**

- Interfaces
- Modeling (Behavior, Dataflow, Structure)
- Test Benches
- Analysis, elaboration, simulation
- Synthesis





# Behavioral





#### **Assignment Statement**

- Signal assignment
- Variable assignment

```
Signal STAT_OUT: Std_Logic;
Stat_out <= not state_in;</pre>
```

Variable Preset, count:unsigned (0 to 3);

Count := preset +1;





#### **Logical Operators**

```
Library IEEE;
Use IEEE.Std_logic_1164.all;
Entity Full_Adder is
Port (A, B, CIN: in Std logic;
     sum, cout: out Std logic);
Architecture Dataflow of Full adder is
Begin
sum <= (A xor B) xor CIN;
Cout <= (A and B) or (B and CIN) or (A and CIN);
End;
```





#### **Arithmetic Operators**

```
Library IEEE;
Use IEEE.numeric std.all;
Entity Unsigned Adder is
Port (A, B: in unsigned (0 to 3);
     sum: out unsigned (0 to 3));
Architecture Simple of Unsigned_adder is
Begin
sum \le A + B;
End Simple;
```





8

#### Relational Operators

```
library IEEE;
use IEEE.numeric_std.all;
entity GT is
port (A, B: in unsigned (3 downto 0);
      Z: out Boolean);
architecture DF of GT is
begin
Z \leq A (1 \text{ down to } 0) > B (3 \text{ downto } 2);
end Simple;
```



#### **Vector and Slices**

```
Library IEEE;
Use IEEE.std logic 1164.all;
package ARRAYS is
Type BANK is array (0 to 1) of Std_logic_vector (3 downto 0);
End ARRAYS;
Library IEEE;
Use IEEE.std_logic_1164.all, work.arrays.all;
entity GT is
port (A, B, C: in std logic vector (3 downto 0);
       REG_FILE: inout BANK;
     Z: out std logic vector (3 downto 0));
end GT;
```





```
architecture Example of INCR is
Begin
  INCR L: process (A)
       variable ONES: unsigned (0 to 1)
       begin
              if A = '1' then
                      ONES := ONES + 1;
              end if;
              Z <= ONES;
       end process INCR_L;
end Example;
```



```
Package EXAM is
  type GRADE TYPE is (FAIL, PASS, EXCELLENT);
end;
library IEEE;
use IEEE.std_logic_1164.all;
use work.exam.all;
Entity compute is
port (marks: in natural in range 0 to 10;
       grade: out GRADE TYPE);
End compute;
```



```
architecture Example of compute is
begin
  process (marks)
  begin
       if marks < 5 then
              grade <= FAIL;
       elsif marks >= 5 and marks < 7 then
              grade <= PASS;
       end if;
  end process;
end Example;
```



```
Package EXAM is
  type GRADE TYPE is (FAIL, PASS, EXCELLENT);
end;
library IEEE;
use IEEE.std_logic_1164.all;
use work.exam.all;
Entity compute mod is
port (marks: in natural in range 0 to 10;
       grade: out GRADE TYPE);
End compute mod;
```



```
architecture Example of compute mod is
begin
  process (marks)
  begin
       if marks < 5 then
              grade <= FAIL;
       elsif marks >= 5 and marks < 7 then
              grade <= PASS;
       else grade <= EXCELLENT;</pre>
       end if;
  end process;
end Example;
```



16

## Inferring Latches from If Statements: Exception for Variables

```
signal A, B, clk;
P1: process (A, clk)
   variable p: std logic;
begin
   if clk = '1' then
        B \leq p;
        p := A;
   end if;
   end process;
```



## Inferring Latches from If Statements: Exception for Variables

```
P2: process (A, clk)
   variable q: std logic;
begin
   if clk = '1' then
        q := A;
        B \leq q;
   end if;
end process P2;
end
```

```
Package PACK_A is
  type OP TYPE is (ADD, SUB, MUL, DIV);
end;
library IEEE;
use IEEE.std_logic_1164.all, IEEE.numeric_std.all;
use work.exam.all;
Entity ALU is
port (OP: in OP TYPE;
       A, B: in unsigned (0 to 1);
       Z: out unsigned (0 to 1));
End ALU;
```



```
architecture Example of ALU is
begin
  process (OP, A, B)
       variable tmp: unsigned (3 downto 0);
  begin
       case OP is
               when ADD =>
                      Z \leq A + B;
               when SUB =>
                      Z \le A - B;
```





```
package COLLECT is
  type STATES is (S0, S1, S2, S3);
end;
library IEEE;
use IEEE.std logic 1164.all, work.pack b.all;
entity state_update is
port (curr_state: in STATES;
       Z: out integer range 0 to 3);
end state update;
```





```
architecture Example of state_update is
begin
   process (curr_state)
        variable tmp: unsigned (3 downto 0);
   begin
        case curr state is
                 when S0 | S3 =>
                          Z \le 0;
                 when S1 =>
                          Z \le 3;
                 when others =>
                          null;
        end case;
   end process;
end Example;
```



```
architecture Example of state_update is
begin
   process (curr_state)
        variable tmp: unsigned (3 downto 0);
   begin
        Z \le 0;
        case curr state is
                 when S0 | S3 =>
                          Z \le 0;
                 when S1 =>
                          Z \le 3;
                 when others =>
                          null;
        end case;
   end process;
```



#### **FSM Implementation**

```
architecture fsm_1 of fsm is
   signal cur_state: fsm_state;
   signal nxt state: fsm state;
State_change: process(clk, reset)
begin
 if (clk'event and clk=1)
  if reset = '1' then
        cur state <= S0;
  else
        cur_state <= nxt_state;
  end if;
 end if;
end process state change;
```





#### **FSM Implementation**

```
Next_state_logic: process(cur_state, reset)
begin
 case cur_state is
         when SO =>
           if ready = '1' then
             nxt state <= S1;
           else
           nxt_state <= S0;</pre>
           end if;
        when S1 =>
           nxt state <= S2;
 end case;
end process;
```



#### **FSM Implementation**

```
Output_logic: process(cur_state)
begin
 case cur_state is
        when SO =>
                 A <= '0';
                  B <= '0';
                 C <= '00";
                  D <= "00";
         when $1 =>
                 A <= '1';
                  B <= '0';
                 C <= '11";
                 D <= "01";
 end case
end process;
end;
```





#### 3 kinds of loop in VHDL

- While-loop
- For loop
- Loop

For-loop is supported by synthesis









29

```
architecture For_Loop of DEMUX is
begin
  process (A)
       variable tmp: integer range 0 to 3;
  begin
       tmp := to_integer (A);
       for J in Z`range loop
               if tmp = J then
                       Z(J) <= '1';
               end if;
       end loop;
  end process;
end Example;
```



#### **Wait Statements**

#### 3 kinds of loop in VHDL

- Wait for time
- Wait until condition
- Wait on signal-list

Wait until is supported by synthesis
Imply synchronous logical behaviour
If used, it should be the first statement in the process
Condition must be one of the allowed clock expression

- Wait until clock-name = clock\_value;
- Wait until clock-name = clock\_value and clock\_name `EVENT;



```
library IEEE;
use IEEE.std_logic_1164.all, IEEE.numeric_std.all;
Entity INCR is
port (clk: in std_logic;
        counter: out unsigned (1 downto 0));
end DEMUX;
architecture FLOP of INCR is
Begin
   process
   begin
        wait until clk = '1';
        counter <= counter + 1;</pre>
   end process;
```



```
architecture For_Loop of DEMUX is
begin
  process (A)
       variable tmp: integer range 0 to 3;
  begin
       tmp := To_integer (A);
       for J in Z`range loop
               if tmp = J then
                       Z(J) <= '1';
               end if;
       end loop;
  end process;
end Example;
```

#### Modeling Memories

- RAM can be modeled as registers
- Storage represented by array, bit vectors, or integers
- An address vector, converted to integer, is used to index the array
- Declaration of an array type and a signal of that type

viren@IITB-NPTEL





#### Asynchronous RAM

- Level sensitive device
- Model like a latch
- Behaviour model

```
Asynch_RAM: process (addr, din, we)

begin

if we = '1' then

RAM(to_integer (addr)) <= din;

end if;

end process;

dout <= RAM (to_integer (addr));
```

- Write operation is synchronous
- Have embedded registers that store address and data
- Read is asynchronous

```
Synch RAM: process (clk)
   begin
        if rising edge (clk) then
                if we = '1' then
                        RAM(to integer (addr)) <= din;
                end if;
        end if;
   end process;
  dout <= RAM (to integer (addr));</pre>
```





- Have embedded registers that store address and data
- Differ in data they read when write is also performed

```
Synch_RAM: process (clk)
   begin
        if rising_edge (clk) then
               dout <= RAM (to_integer (addr));</pre>
               if we = '1' then
                       RAM(to integer (addr)) <= din;
               end if;
        end if;
   end process Synch_RAM;
```



- Have embedded registers that store address and data
- Differ in data they read when write is also performed

```
Synch_RAM: process (clk)
   begin
       if rising_edge (clk) then
               if we = '1' then
                       RAM(to integer (addr)) <= din;
               end if;
               dout <= RAM (to_integer (addr));</pre>
       end if;
   end process Synch_RAM;
```



- Have embedded registers that store address and data
- Differ in data they read when write is also performed
- Provides new data

```
Synch RAM: process (clk)
   begin
        if rising edge (clk) then
               if we = '1' then
                       RAM(to integer (addr)) <= din;
               else
                       dout <= RAM (to integer (addr));</pre>
               end if;
       end if;
   end process Synch RAM;
```





39

Add enable input

```
Synch_RAM: process (clk)
   begin
        if rising_edge (clk) then
                if en = '1' then
                        dout <= RAM (to_integer (addr));</pre>
                        if we = '1' then
                                RAM(to integer (addr)) <= din;
                        end if;
                end if;
        end if;
   end process Synch RAM;
```



07 Jun 2024





41