

# CS 232: Digital Logic Design and Computer Architecture Lab

# Lab-04

NAME: B V S S Prabandh

Roll\_no: 210050037

**MARCH 8 2023** 

# **Contents**

1		part_a	
2		part_a	
3	<b>Q3</b> 3.1 3.2	part_a	. 4
4	<b>Q</b> 4		8


## 1 Q1

#### 1.1 part\_a

#### Read after Write Hazard(RAW):

This type of Data Hazard occurs when a register is read before its being Written by an earlier Instruction .


- Ideally s4 should store the value -1 and as s2,s3 is intialized to 0 . s3 must store a value of 1
- In the pipeline we can see EX of instruction 2 happens before WB of instruction 1.



• This leads to a data-Hazard, Instead of expected values (s4 = -1, s2 = 0, s3 = 1) we have (s4 = -1, s2 = 0, s3 = 0)

x18	s2	0×00000000
x19	s3	0×00000000
x20	s4	0xfffffff

• Execution Table :



#### 1.2 part\_b

#### Write after Read Hazard(WAR):

This type of Data Hazard occurs when a register is written before its being read by an earlier Instruction .

- This Type of Data-Hazard is not possible in 5-stage Vanilla Pipeline
- This is because WB stage is after ID stage (Registers are read before written)
- Therefore, There can be no chance of occurence of WAR Hazard


# 2 Q2

#### 2.1 part\_a


- To remove the Data-Hazard present in q1\_a, We need to stall/NOPs the pipe until WB stage of instruction 1 is finished.
- We need to add 2 nop instructions in between instruction1 and instruction 2
- In the pipeline we can see EX of instruction 2 happens just after WB of instruction 1.



• This mitigates data-Hazard, expected values (s4 = -1, s2 = 0, s3 = 1)



• Execution Table :



• Although we removed the hazard but it was on the expense of increase in cycles: (, Increase from 6 to 8 cycles.

#### **2.2** part\_b

• No hazard possible  $\implies$  no need for fix :)

## 3 Q3

### 3.1 part\_a

- 5-stage Processor uses forwarding and stall for (lw/sw)
- 5-stage Processor w/o forwarding uses only stalls for Data-Hazards
- Any Hazard arising from RAW can be resolved using forwarding in 5-stage Processor but stalls are needed for 5-stage Processor w/o forwarding
- Pipeline:



Figure 1: W/O FORWARDING




Figure 2: W/ FORWARDING AND HAZARD CONTROL

#### • EXECUTION TABLE:




Figure 3: W/O FORWARDING




Figure 4: W/ FORWARDING AND HAZARD CONTROL

• Number of cycles w/o forwarding is 8 , while with forwarding is 6

#### 3.2 part\_b

- Same set of instructions, when executed in a different order, can take different number of cycles on 5 stage processor without forwarding.
- This can happen if interchanging of order removes (or) adds Data-Hazards in the pipeline
- The set with Lower Hazards needs less cycles to complete the instructions set whilst the later take more cycles to complete.
- Pipeline:




Figure 5: Pipeline with Hazards




Figure 6: Pipeline with no Hazards

• Although number of cycles taken are different, values stored in registers are same i.e, effectively both are same.




Figure 7: Pipeline with Hazards

x8	s0	0x00000001
x9	s1	0x00000001
w10	-2	
x18	s2	0x00000000
x18	s2 s3	0x000000001

**Figure 8:** Pipeline with no Hazards

#### • EXECUTION TABLES:




Figure 9: Pipeline with Hazards





Figure 10: Pipeline with no Hazards

# 4 Q4

- Adding 10 integers with minimum number of clock cycles and minimal registers in use.
- We need use a register as soon as we know we dont need it anymore
- For avoiding hazards (RAW) leave atleast two-instructions in between writing and reading in a register
- U can maitain without stall till cycle 17, then you are forced to make stalls
- U would need 3 stalls to remove the hazards and 4 registers to compute the sum
- Registers: Here s0 stores the sum which is  $(37)_{16} = (55)_{10}$  (sum of first 10 natural numbers)



• I have done this in 26 clock cycles (which is the minimum I could achieve , idk If its possible to do better than this)




Figure 11: Pipeline with no Hazards