d bi R R K ar ď٤ rit th at TI ca be sh for pe Table 4 R Level

R

R

5

SC

Apply merge sort algorithm to sort the array A = [6, 5, 12, 10, 9, 1]. Show all intermediate steps at the time of sorting.

b) Derive the time complexity of the merge sort algorithm to sort a dataset of size n.

10+4=14

- 8. Write any four short notes: $3\frac{1}{2} \times 4 = 14$
 - a) Growth functions to measure the efficiency of an algorithm
 - b) Binary search versus linear search
 - c) Priority queue 1
 - d) Working principle of selection sorting
 - e) Different hash functions
 - f) Representation of graph

2018

COMPUTER APPLICATION

Paper: MCA-201

(Data Structure)

Full Marks: 70

Time: 3 Hours

The figures in the right-hand margin indicate marks.

Candidates are required to give their 'answers in their own words as far as practicable.

Illustrate the answer wherever necessary.

Answer any five questions.

- a) Suppose Q = A + (B × C (D ÷ E ∧ F) × G)
 × H is an arithmetic expression written in infix notation. Find the equivalent postifix expression of Q using stack as an intermediate data structure.
 - b) Compute the address of an element of an N-dimensional array. Let A[-1:1] [0:2] be a 2-dimensional array. The size of each element in A is a α bytes and the address of the element A[-1][0] is β. Calculate the address of the element. A[1][1].

[Turn over]

ers

rel

years
place
The
state
d as a
n line

DVAL

I F [] a d ri th at Tl ca

be sh

foi pe 2. a) Write an algorithm or a function to insert a node after a node pointed by pointer variable *p* into a linked list in memory.

- b) Implement the basic operations of stack using circular linked list.
- Two linked lists C_1 and C_2 are in memory, write an O(1) algorithm or a function to concatenate C_1 and C_2 . 4+6+4=14
- a) Design an algorithm or function to multiply two polynomials using linear linked list as an intermediate data structure.
 - b) Write an algorithm or a function to insert an element into a sorted linear linked list in memory. 9+5=14

Write the merits of linked list representation of a binary tree.

- For any non-empty binary tree T, if n_0 is the number of terminal nodes and n_2 the number of nodes of degree 2, then prove that $n_0 = n_2 + 1$.
 - c) Draw a tree, say T, corresponding to the infix expression Q = (2 × x + y) × (5 × a b)^7. Now find the equivalent postifix expression and prefix expression of Q using T as an intermediate data structure.

Table 4 RA

1(MCA)

EXTERNAL MEMORY

head 1 -> prev -> next = head 2 + prev head 2 -> prev -> next = head 1 -> prev

Draw an almost complete binary tree which is not a strictly binary tree.

- Write an iterative algorithm to search a particular element in a binary search tree (BST) in memory. Explain the number of comparisons required to search this element.
 - Write an algorithm that finds the elements of BST in sorted order.
 - Given a BST T and a value α, write an algorithm that reports the difference between α and its successor. If element α ∉ T, the BST will return false. (4+2)+3+5=14


Compute the minimum and maximum number of elements in a heap of height, h.

25x,

Which of the following arrays are heaps?

- i) {8, 6, 4, 3, 2}
- ii) {9, 4, 8, 3, 2, 5, 7}
- iii) {7}

 \checkmark iv) {9, 4, 7, 2, 1, 6, 5, 3}



1(MCA)

[3]

[Turn over]



31

The tate

line

- c) Give the nomenclature justification of Trapezoidal formula for numerical integration. (4+3)+5+2=14
- 7. a) Find out the solution of the differential equation of the type dy/dx = f(x, y) with the initial condition $y = y_1$ at $x = x_1$ by Eulers method and hence derive the condition of stability.
 - b) Apply Runge-Kutta second order method to compute an approximate solution of the following equation by this method: dy/dx + xy = 0, y(0) = 1 from x = 0.0 to 0.25 with step-value 0.05. (5+3)+6=14

8 Write short notes (any four): $3\frac{1}{2} \times 4 = 14$

- a) Different numerical errors
- Advantages and disadvantages of direct method to solve a system of linear equations
- c) Ill conditioned equations
- d) Numerical differentiation
- e) Quadratic regression
- fy Predictor-Corrector method
- g) Runge-Kutta second order method

2(MCA)

[4]

2(MCA)

MCA-202/2nd Sem./Part-I/18

2018

COMPUTER APPLICATION

Paper: MCA-202

(Numerical and Statistical Computing)

Full Marks: 70

Time: 3 Hours

The figures in the right-hand margin indicate marks.

Candidates are required to give their answers in their own words as far as practicable.

Illustrate the answer wherever necessary.

Answer any five questions.

- Explain Bisection method to find a root, say α , of an equation f(x) = 0 and design an algorithm to find α .
 - Use Bisection method to find a root of the equation $x^3 + 3x 5 = 0$. The computed root must be correct up-to three significant digits. (4+5)+5=14
 - 2. a) Evaluating a polynomial $p(x) = a_n x^n + ... + a_2 x^2 + a_1 x^1 + a_0 x^0$ by a brute force technique is simple and this evaluation requires $\frac{n(n+1)}{2}$

multiplications and n additions in worst case. Write an algorithm to evaluate p(x) where the number of multiplications is O(n).

- b) Design the algorithm for Newton-Raphson method to find a root of an equation. Write several disadvantages of this method and explain each of them with the help of a diagram.

 5+(6+3)=14
- 3. a) Write the working principle of Successive Approximations method to find a root of an equation.
 - b) Design an algorithm to solve a system of linear equations by Gauss Elimination method.

 4+10=14
- 4. a) Use Gauss Elimination method to find the inverse of the following matrix:

$$\begin{pmatrix} 2 & 1 & 1 \\ 1 & 2 & 1 \\ 1 & 1 & 2 \end{pmatrix}.$$

b) How pivotal condensation technique is used to improve the efficiency of Gauss Elimination method? 10+4=14

Design an algorithm to compute the Lagrange interpolation polynomial of degreen n.

2(MCA)

Given the following data, estimate f(4.12) using interpolation:

i	0	1	2	3	4	5
x _i	0	1	2	3	4	5
$f(x_i)$	1	2	4	8	16	32

What are the advantages of Lagrange interpolation method over Newton-Gregory interpolation method? 6+5+3=14

6. a) Derive the linear regression formula of y on x where x and y are independent and dependent variables. Derive this linear regression formula for the following data:

x	y
2.1	50
3.6	61
3.9	62
4.0	63
4.1	65
4.5	67

b) Find the approximate value of $\int_0^6 x^2 dx$ using any quadrature formula for numerical integration.

3(MCA)

MCA-203/2nd Sem./Part-I/18

2018

COMPUTER APPLICATION

Paper: MCA-203

(Computer Origanization and Architecture)

Full Marks: 70

Time: 3 Hours

The figures in the right-hand margin indicate marks.

Candidates are required to give their answers in their own words as far as practicable.

Illustrate the answer wherever necessary.

Answer question 1 and any four from the rest.

- 1. Answer any five questions:
- $2 \times 5 = 10$
- Distinguish between primary memory and secondary memory.
- b) Represent the following signed 2's complement number in 8 bits: 1010.
 - c) How can the processor understand whether the data bus is carrying data or instruction?
- dy How many bits are necessary to address a 8 MB byte addressable memory?
- e) What is memory refreshing?

RAID Level 5

RAID 5 5 distrib scheme, different The bottle-ne

RAID]

RAID 6 KATZ8 and store data requ Figi rithms. O the other ate data e The Three dis cause data because e show a R formance performar Tabl

Table 4 RAID Cor

Advanta I/O perfor
I/O perfor
by spreadi
many char
No parity involved
Very simp
Easy to im
rebuild is r
failure, just disk
Under cert
l can susta: drive failur
Simplest R. design

- f) What is meant by locality of reference?
- g) What is the major limitation of programcontrolled I/O?
- What is indexed addressing mode? Illustrate its use with an example assembly language program.
 - Write instructions sequences to compute $X = (P \div Q) \times (R S) \times T$ in one address and zero-address machines.
 - What are the steps in an instruction execution cycle? (1+5)+(3+3)+3
 - Assuming single-bus CPU organization, write the sequence of control steps showing the control signals to be active in each step for the following instructions:
 - i) ADD R1, R2 [R1 \leftarrow (R1) + (R2)]
 - ii) MUL R1, (R2) $[(R2) \leftarrow (R1) \times ((R2))]$ Here R1 and R2 are two registers.
 - Explain what happens when the End control signal is generated.
 - Explain how a microprogrammed control unit works with the help of a flowchart.

$$(4+5)+2+4$$

3(MCA)

g

000

EXTERNAL MEMORY

Table 4 Continued

Represent the decimal values-86 and 59 as signed 8-bit binary numbers in the following number representations:

- i) signed magnitude
- signed 1's complement
- iii) signed 2's complement
- b) Explain how overflow condition is checked during addition of two numbers in signed 2's complement representation.
- c) Write the flowchart of Booth's algorithm for multiplying two binary numbers in signed 2's complement representation. Also show step by step the multiplications of 24×-18 using 2+2+(3+8) this algorithm.

16

- Why is RAM called random access memory? 5. a) Distinguish between static RAM and dynamic RAM.
 - Draw the block diagram of a 64M×16 b) memory using 16K×8 memory chips.
 - c) A 4-way set-associative cache consists of 64 lines. The main memory contains 4096 blocks, each consisting of 128 words.
 - i) How many bits are there in the main memory address?

3(MCA)

[3]

RAID Level 5

RAID 5 is organized in a similar fashion to RAID 4. The difference is that RAID 5 distributes of

schen

bottle

RAII

RAH

[KAT

and st data r

Gata 1

rithm: the ot

ate da

Three

cause

becau show

forma

perfor

Table 4 RAIL

STREET, SQUARE, SQUARE	-
A PROPERTY OF THE PARTY OF THE	STATE VALUE
Level	A CONTRACTOR
A CHECK	Adv
MARKET SALES	NUMBER OF
PERSONAL PROPERTY.	A CONTRACTOR OF THE PARTY OF TH
Control of the Contro	The second second
A STATE OF STREET, STR	10
\$1000000000000000000000000000000000000	1000
ACCESSION OF THE PARTY OF THE P	
100 CO 10	TO SEAL COMPANY
Marie Control of the	bys
BEST STATE OF THE	A CONTRACTOR
Manager Street, Co.	A CONTRACTOR
######################################	man
SELECTION OF THE PROPERTY OF T	1
MARKET PROPERTY AND ADDRESS OF THE PARTY AND A	A COLUMN TO A COLU
1 0	Nove
ACCOUNT OF THE PARTY OF THE PAR	A CONTRACTOR
NOT THE OWNER OF THE OWNER.	The state of the late of the l
MATERIAL STREET, ST. V.	1
Company of the Company	JOHN:
AND DESCRIPTION OF THE PARTY OF	A SALES CONTRACTOR
WHEN THE PARTY OF	The state of
THE RESERVE OF THE PERSON OF T	Ver
THE RESERVE OF THE PARTY OF THE	11/10/2008
A SUMPLE STORY	PERSONAL PROPERTY.
Section 2017	2-12 May 1821
\$1000000000000000000000000000000000000	10000
PRIMALES	Easy
AND DESCRIPTION OF THE PERSON	THE PERSON
\$5000000000000000000000000000000000000	THE REAL PROPERTY.
THE PROPERTY OF	3.73000
THE RESIDENCE OF THE PARTY OF T	1.0.10000
CONTROL OF THE PARTY OF THE PAR	The same of the
AND DESCRIPTION OF THE PARTY OF	Tent
CONTRACTOR CONTRACTOR	A 76 2 0 00 00 00 00 00 00 00 00 00 00 00 00
MARKET STATE OF THE PARTY OF	5 St. 250
Mark Street, St. Co.	fails
SUPERIOR STATE OF THE PARTY OF	
BANKSHIP GAVON 6 NOT	disk
STATE OF THE PARTY	100000000000000000000000000000000000000
Burney Co.	ED STORY
PRODUCT TO SERVICE STATE	A STATE OF THE PARTY OF THE PAR
PROPERTY OF THE PARTY OF THE	Und
All the second second second	ビルスの大きなな
A STATE OF THE PARTY OF THE PAR	R. C. Service Control
MINISTER CONTRACTOR	1 car
AMERICAN CONT.	
STATE OF THE PARTY	thrive
Marie Control of the	CONTRACTOR OF
CONTRACTOR OF THE PARTY OF THE	1777 TEMPER
TO A COUNTY OF THE PARTY OF THE	STATE OF THE PARTY OF
AND DESCRIPTION OF THE PARTY OF	1 Comme
THE RESERVE OF THE PARTY OF THE	Sime
STATE OF THE PARTY	LONG TO STATE OF THE PARTY OF T
THE RESERVE TO SERVE THE PERSON NAMED IN	thesis
The second secon	1 100



ii) How many bits are there in each of the TAG SET and OFFSET fields?

$$(1+2)+6(1+5)$$

6. (a)

What is a write-through cade?

Consider the following block reference string: 0, 1, 2, 3, 0, 1, 4, 0, 1, 2, 3, 4. If the cache contains 4 lines organized in associative manner, how many misses will be there if the following block replacement algorithms are used?

- i) FIFO
- ii) LRU
- Calculate the total time to transfer 8 words from main memory to cache memory after a cache read miss occurs. Assume that the main memory is organized as 4-module memory interleaving. Access time for main memory (1st word) = 8 cycles/word and access time for main memory (2nd to 8th word) = 4 cycles/word. Access/transfer time from main memory to cache = 1 cycle/word. Cache miss takes 2 cycles.

 3+(4+4)+4



15

- 7. a) What do you mean by handshaking signals?
 - b) What is interrupt-driven I/O? Explain it using an example with respect to data transfer between a processor and a keyboard.
 - Write down the steps of how CPU serves an interrupt.
 - d) Explain how CPU initiates a DMA operation. 2+(2+4)+4+3
- Write short notes on the following (any three):
 5×3=15
 - a) Hardwired control unit
 - b) Nested subroutine call
 - c) Addressing modes
 - d) Determining the source of interrupt
 - e) Serial and parallel I/O interfaces

replace ry. The lid state sed as a on line

level issien

live

[5]

3(MCA)

- b) Describe different 8-bit registers and their functions which are available in 8257 DMA controller. 6+4
- a) Develop a software to store data to the Mem. Loc. 4200H from the accumulator whose content is 76H.
 - Use STAX to store data from Accumulator to the memory address 4500H.
 - Add two decimal numbers 25 and 78 and find the results in decimal form.
- 8. Write short notes on (any two): $5 \times 2 = 10$
 - a) Mode 5 of 8253
 - b) Cascading of 8259A
 - c) PUSH PSW
 - A) Instruction Register and Decoder in 8085up

4(MCA)

MCA-204/2nd Sem./Part-I/18

2018

COMPUTER APPLICATION

Paper: MCA-204

(Microprocessor)

Full Marks: 70

Time: 3 Hours

The figures in the right-hand margin indicate marks.

Candidates are required to give their answers in their own words as far as practicable.

Answer Q.No. 1 and any five from the rest.

1. Answer any ten questions:

 $2 \times 10 = 20$

- a) Why the size of a microprocessor is decreasing day by day?
- الطی) What is the function of ALE pin of 8085 microprocessor?
 - c) The last address of a 16K byte memory space is C23F_H. Calculate the address of the first location.
- Name the pins available in INTEL 8085 for serial data communication.

RAID Level 5

RAID 5 is organized in a similar faction to RAID 4. The difference is that DATE

- e) Which type of addressing mode takes the least time? Justify your answer.
- Write the name of interrupts of 8085 in order of priority.
 - g) What is the functions of AEN (address enable) signal in 8257 DMA controller?
- h) What are the different flags in 8085 microprocessor? Mention their bit position in the flag register.
- i) What is the role of ESMM bit in OCW₃ of Programmable Interrupt Controller?
- bidirectional data transfer mode? What are the different handshaking signals used for that purpose?
-) Define: Instruction cycle.
 - What are the predefined conditions to be satisfied in case of synchronous data transfer mode?
- 2. (a) What are the various ways of implementing stack in MPU? Discuss them with their advantages and disadvantages.

Table 4 R

T

sl

fc

D(

4(MCA)

[2]

Why limited number of GRPs can be used in MPU? 6+4

Explain the functions of following instructions of 8085: $2\frac{1}{2} \times 4 = 10$

i) RAR

ji) CALL addr

iii) DAD D

iv) J_{condition} addr.

4. a) Why data transfer mode is necessary?

b) Draw the flowchart of DMA mode data transfer technique.

c) Mark the difference between cycle stealing DMA and block DMA data transfer mode.

2+5+3

- 5. a) Draw the timing diagram to execute the instruction IN <port...spit>.
 - b) Describe different components of nonprogrammable I/O port. 6+4
- 6, a) In how many modes a 8255A can be used?
 What is the purpose of its BSR mode?
 Describe how 8255 A can be used as input port in mode 1.

4(MCA)

[3]

[Turn over]

er

ive

rel

133

ion

as a line