Computer Organization and Architecture Laboratory
## Assignment 1

Group 50

GOLLA MEGHANANDH MANVITH PRABHASH (22CS30027)

SADDA SUCHITH REDDY (22CS10063)

PART 1: RIPPLE CARRY ADDER

1. **HALF ADDER**

Inputs		Outputs	
A	B	Sum	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

RELATION:

$$Cout = a \ \& \ b$$
$$Sum = a \ \hat{} \ b$$

2. FULL ADDER

Half Adder

C-IN

Sum

C-out

A

Sum

C-out

B

Half Adder

C-out

Inputs			Outputs	
A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

RELATION:

Sum = a ^ b ^ Cin

Cout = (a & b) | (c & (a ^ b))

3. 8-bit adder

4. 16-bit adder

5. 32-bit adder

A[16:31:15]   B[16:31]
A[0:15] B[0:15]   0

A	B	C
16 bit RCA		
Carry		Sum

A	B	C
16 bit RCA		
Carry		Sum

Carry

S[16:31]

S[0:15]

Carry

6. 64-bit adder

A[32:63]   B[32:63]
A[0:31] B[0:31]   0

A	B	C
32 bit RCA		
Carry		Sum

A	B	C
32 bit RCA		
Carry		Sum

Carry

S[32:63]

S[0:31]

Carry

SYNTHESIS SUMMARY

Circuit	Delay (in ns)	Logic Levels	Number of Slice LUTs	Number of bonded IOBs
8-bit RCA	10.048	36	40	26
16-bit RCA	20.417	70	80	50
32-bit RCA	40.553	138	160	98
64-bit RCA	37.325	274	320	194

Q. How can you use the above circuit, to compute the difference between two n-bit numbers?

=> a - b = a + (-b)
=> observe that (-b) is the 2's complement of b
=> -b = ~b + 1, ~b = 1's complement of b
=> so a - b = RCA(a, ~b, 1) where 1 is the carry in and a and ~b are the two inputs

In the circuit we can put a switch which will be connected to the carry in of the adder and also with XOR gates with each of the input bits of b. When the switch is turned on it will make the carry in 1 and simultaneously flip all the bits of b (XOR with 1 flips the bit value). This way we will get a-b in output. When the switch is off it will not change anything and we will get a+b in output.

PART 2: Carry Look-ahead Adder

1.4-bit carry look-ahead adder

The carry lookahead adder reduces the delay in calculating the sum by simultaneously calculating the carries instead of waiting for the carry from the previous block to ripple in which is the case for ripple carry adder. The logic for the carry look-ahead adder is as follows:

$$G[i] = a[i] \text{ \& } b[i], 0 <= i <= 3$$
$$P[i] = a[i] \text{ } \wedge \text{ } b[i], 0 <= i <= 3$$

Take cin to be c[0] then:

$$sum[i] = P[i] \text{ } \wedge \text{ } carry[i], 0 <= i <= 3$$

$$c[1] = g[0] \text{ | } (p[0] \text{ \& } c[0]) = g[0] \text{ | } (p[0] \text{ \& } cin)$$

$$c[2] = g[1] \text{ | } (p[1] \text{ \& } c[1]) = g[1] \text{ | } (p[1] \text{ \& } g[0]) \text{ | } (p[1] \text{ \& } p[0] \text{ \& } cin)$$

$$c[3] = g[2] \mid (p[2] \& c[2]) = g[2] \mid (p[2] \& g[1]) \mid (p[2] \& p[1] \& g[0]) \mid (p[2] \& p[1] \& p[0] \& cin)$$

$$c[4] = g[3] \mid (p[3] \& c[3]) = g[3] \mid (p[3] \& p[2]) \mid (p[3] \& p[2] \& g[1]) \mid (p[3] \& p[2] \& p[1] \& g[0]) \mid (p[3] \& p[2] \& p[1] \& p[0] \& cin)$$

2.4-bit carry look-ahead adder (augmented)

In this case instead of generating the carry out ,i.e., carry[4] we give the block propagate and generate as output which are then used by the carry lookahead unit. This leads to a modular design using which we can make 16, 32 and 64 bit adders by combining the block propagate
and generate from the lower levels instead of rippling the carry out every time. The

other logic remains the same as the normal 4-bit CLA. The block propagate and generates are calculated as follows:

$$P = p[3] \& p[2] \& p[1] \& p[0]$$

$$G = g[3] \mid (p[3] \& g[2]) \mid (p[3] \& p[2] \& g[1]) \mid (p[3] \& p[2] \& p[1] \& g[0])$$

3.16-bit carry look-ahead adder (ripple carry out)

This 16-bit adder is made by cascading four 4-bit CLAs by rippling the carry out from one block to another as shown in the figure.

Here, carry[2:0] are internal carries being rippled from one block to another.

4.16-bit carry look-ahead adder (look-ahead carry unit)

Let P[3:0] and G[3:0] be the block propagate and generate of the four 4-bit CLAs. Then instead of rippling the carry out from one block to another we can reduce the delay in the circuit by adding an additional lookahead unit which simultaneously calculates these carries. This way the subsequent blocks don't have to wait for the carry from the previous block. Also, this leads to a modular design where we can further calculate the block propagate and generate of this complete 16-bit CLA as a whole and use them later for higher order adders.

The logic for the lookahead carry unit is as follows:

Take c_in to be carry[0] then

carry[1] = G[0] | (P[0] & carry[0]) = G[0] | (P[0] & c_in)

**carry[2] = G[1] | (P[1] & carry[1]) = G[1] | (P[1] & G[0]) | (P[1] & P[0] & c_in)**

carry[3] = G[2] | (P[2] & carry[2]) = G[2] | (P[2] & G[1]) | (P[2] & P[1] & G[0]) | (P[2] & P[1] & P[0] & c_in)

carry[4] = G[3] | (P[3] & carry[3]) = G[3] | (P[3] & G[2]) | (P[3] & P[2] & G[1]) | (P[3] & P[2] & P[1] & G[0]) | (P[3] & P[2] & P[1] & P[0] & c_in)

Also block propagate p and generate g are calculated as:

p = P[3] & P[2] & P[1] & P[0]
g = G[3] | (P[3] & G[2]) | (P[3] & P[2] & G[1]) | (P[3] & P[2] & P[1] & G[0])

in1[15:12] in2[15:12]   in1[11:8] in2[11:8]   in1[7:4] in2[7:4]   in1[3:0] in2[3:0]   c_in

4-bit CLA   carry[3]   4-bit CLA   carry[2]   4-bit CLA   carry[1]   4-bit CLA

sum[15:12]   sum[11:8]   sum[7:4]   sum[3:0]

P[3]   P[2]   P[1]   P[0]

G[3]   G[2]   G[1]   G[0]

c_out /
carry[4]   LOOKAHEAD CARRY UNIT

p   g

SYNTHESIS SUMMARY

	16-bit carry look-ahead adder (ripple carry out)	16-bit carry look-ahead adder (look-ahead carry unit)
Delay (in ns)	6.787	5.608
Number of Slice LUTs	24	43
Number of bonded IOBs	50	52
Levels of Logic	14	11

A CLA with an additional lookahead carry unit performs better than simply rippling the carry at the cost of additional LUTs.

- **Comparison with 4-bit RCA**

4-bit	Delay (in ns)	Number of Slice LUTs	Logic Levels
CLA	2.783	9	4
RCA	5.995	20	20

- **Comparison with 16-bit RCA**

It can be observed that a CLA is significantly (almost 3.5x) faster than a RCA. Also the LUTs used are almost half that for a RCA.

16-bit	Delay (in ns)	Number of Slice LUTs	Logic Levels
CLA	5.488	43	11
RCA	18.837	80	70