

August 1986 Revised July 2001

DM7408

Quad 2-Input AND Gates


General Description

This device contains four independent gates each of which performs the logic AND function.

Ordering Code:

Order Number	Package Number	Package Description
DM7408N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Connection Diagram



Function Table

Inp	Output	
Α	В	Υ
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

 $\boldsymbol{Y} = \boldsymbol{A}\boldsymbol{B}$

H = HIGH Logic Level L = LOW Logic Level

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0° C to +70°C Storage Temperature Range -65° C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-0.8	mA
I _{OL}	LOW Level Output Current			16	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.4	3.4		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-18		-55	mA
I _{ССН}	Supply Current with Outputs HIGH	V _{CC} = Max		11	21	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max		20	33	mA

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time	C _L = 15 pF		27	ns
	LOW-to-HIGH Level Output	$R_L = 400\Omega$		21	113
t _{PHL}	Propagation Delay Time			19	ns
	HIGH-to-LOW Level Output			19	115

Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.770 (18.80 - 19.56)(2.286) 14 13 12 14 13 12 11 10 9 8 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 1 2 3 4 5 6 1 2 3 IDENT $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 02 OPTION 1 0.135 ± 0.005 0.300 - 0.320 (3.429 ± 0.127) (7.620 - 8.128)0.065 0.145 - 0.200 0.060 r 4° TYP Optional (1.651) (3.683 - 5.080)(1.524) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 95° ± 5° 0.020 (0.508) MIN 0.125 - 0.150 0.075 ± 0.015 (3.175 - 3.810)0.280 (1.905 ± 0.381) (7.112)-MIN 0.014 - 0.023TYP

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

 $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$

 $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

(0.356 - 0.584)

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

0.325 ^{+0.040} -0.015 $8.255 + 1.016 \\ -0.381$

www.fairchildsemi.com

N14A (REV F)



August 1986 Revised February 2000

DM7404

Hex Inverting Gates

General Description


This device contains six independent gates each of which performs the logic INVERT function.

Ordering Code:

Order Number	Package Number	Package Description
DM7404M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM7404N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

Y =	Ā
Inputs	Output
Α	Y
L	Н
Н	L

H = HIGH Logic Level L = LOW Logic Level

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-0.4	mA
I _{OL}	LOW Level Output Current			16	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max	2.4	3.4		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	V
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-18		-55	mA
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max		6	12	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max		18	33	mA


Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time.

Switching Characteristics


at $V_{CC} = 5V$ and $T_A = 25$ °C


Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time	C _L = 15 pF		22	no
	LOW-to-HIGH Level Output	$R_L = 400\Omega$		22	ns
t _{PHL}	Propagation Delay Time			15	20
	HIGH-to-LOW Level Output			13	ns



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N144 (REV.F)



August 1986 Revised February 2000

DM7402 Quad 2-Input NOR Gates


General Description

This device contains four independent gates each of which performs the logic NOR function.

Ordering Code:

Order Number	Package Number	Package Description
DM7402N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Connection Diagram



Function Table

Inp	Inputs		
Α	В	Υ	
L	L	Н	
L	Н	L	
Н	L	L	
Н	Н	L	

 $Y = \overline{A + B}$

H = HIGH Logic Level L = LOW Logic Level

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
Гон	HIGH Level Output Current			-0.4	mA
I _{OL}	LOW Level Output Current			16	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.4	3.4		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	V
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit	V _{CC} = Max				mA
	Output Current	(Note 3)	-18		-55	
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max		8	16	mA
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max		14	27	mA

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.

Switching Characteristics

at $V_{CC}=5V$ and $T_A=25^{\circ}C$

Symbol	Parameter	Conditions	Min	Max	Units
t _{PLH}	Propagation Delay Time	C _L = 15 pF		22	ns
	LOW-to-HIGH Level Output	$R_L = 400\Omega$		22	110
t _{PHL}	Propagation Delay Time			15	ns
	HIGH-to-LOW Level Output			2	113

Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.770 (18.80 - 19.56)(2.286) 14 13 12 14 13 12 11 10 9 8 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 1 2 3 4 5 6 1 2 3 IDENT $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 02 OPTION 1 0.135 ± 0.005 0.300 - 0.320 (3.429 ± 0.127) (7.620 - 8.128)0.065 0.145 - 0.200 0.060 r 4° TYP Optional (1.651) (1.524)(3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 95° ± 5° 0.020 (0.508) MIN 0.125 - 0.150 0.075 ± 0.015 (3.175 - 3.810)0.280 (1.905 ± 0.381) (7.112)-MIN 0.014 -- 0.023 TYP $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$

www.fairchildsemi.com

N14A (REV F)



DM7476

Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

General Description

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic state of J and K inputs must not be al-


lowed to change while the clock is high. The data is transfered to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

Alternate Military/Aerospace device (5476) is available.
 Contact a Fairchild Semiconductor Sales
 Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package



Order Number 5476DMQB, 5476FMQB, DM5476J, DM5476W or DM7476N See Package Number J16A, N16E or W16A

Function Table

	ı	Out	puts			
PR	CLR	CLK	J	К	Q	Q
L	Н	Х	Х	Х	Н	L
н	L	×	Х	X	L	Н
L	L	×	Х	X	Н	Н
					(Note 1)	(Note 1)
н	Н		L	L	Q_0	$\overline{\mathbf{Q}}_{\mathrm{o}}$
н	Н	л.	Н	L	Н	L
Н	Н	л.	L	Н	L	Н
н	Н	л.	Н	н	Tog	gle

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

 $_{\perp}$ = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

pulse. Q_0 = The output logic level before the indicated input conditions were established

Toggle = Each output changes to the complement of its previous level on each complete active high level clock pulse.

Note 1: This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

Absolute Maximum Ratings (Note 2)

Supply Voltage 7V
Input Voltage 5.5V

DM54 and 54 DM74 Storage Temperature Range -55°C to +125°C 0°C to +70°C -65°C to +150°C

Operating Free Air Temperature Range

Recommended Operating Conditions

Symbol	Parameter			DM5476			DM7476		Units
			Min	Nom	Max	Min	Nom	Max	
V _{cc}	Supply Voltage	Supply Voltage			5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input	Low Level Input Voltage			0.8			0.8	٧
I _{ОН}	High Level Outp	High Level Output Current			-0.4			-0.4	mA
I _{OL}	Low Level Output Current				16			16	mA
f _{CLK}	Clock Frequenc	y (Note 8)	0		15	0		15	MHz
t _w	Pulse Width	Clock High	20			20			
	(Note 8)	Clock Low	47			47			ns
		Preset Low	25			25			
		Clear Low	25			25			
t _{su}	Input Setup Tim	Input Setup Time (Notes 3, 8)				0↑			ns
t _H	Input Hold Time (Notes 3, 8)		0↓			0↓			ns
T _A	Free Air Operat	ing Temperature	-55		125	0		70	°C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Cond	litions	Min	Тур	Max	Units
					(Note 4)		
V _I	Input Clamp Voltage	V _{CC} = Min, I _I :	= –12 mA			-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OI}	V _{CC} = Min, I _{OH} = Max		3.4		٧
	Voltage	V _{IL} = Max, V _{IH}	_t = Min				
V _{OL}	Low Level Output	V _{CC} = Min, I _{OI}	_ = Max		0.2	0.4	٧
	Voltage	$V_{IH} = Min, V_{IL}$	= Max				
I _I	Input Current @ Max	V _{CC} = Max, V	V _{CC} = Max, V _I = 5.5V			1	mA
	Input Voltage						
I _{IH}	High Level Input	V _{CC} = Max	J, K			40	
	Current	$V_1 = 2.4V$	Clock			80	μΑ
			Clear			80	
			Preset			80	
I _{IL}	Low Level Input	V _{CC} = Max	J, K			-1.6	
	Current	$V_1 = 0.4V$	Clock			-3.2	m A
		(Note 7)	Clear			-3.2	
			Preset			-3.2	
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 5)	DM74	-18		-55	
Icc	Supply Current	V _{CC} = Max (N	ote 6)		18	34	mA

Note 3: The symbol (\uparrow, \downarrow) indicates the edge of the clock pulse is used for reference (\uparrow) for rising edge, (\downarrow) for falling edge.

Note 4: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 5: Not more than one output should be shorted at a time.

Note 6: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock input is grounded.


Note 7: Clear is measured with preset high and preset is measured with clear high.


Electrical Characteristics (Continued)

Note 8: T_A = 25°C and V_{CC} = 5V.


Switching Characteristics at V_{CC} = 5V and T_A = 25°C

		From (Input)	_	400Ω	
Symbol	Parameter	To (Output)	C _L =	15 pF	Units
			Min	Max	
f _{MAX}	Maximum Clock		15		MHz
	Frequency				
t _{PHL}	Propagation Delay Time	Preset		40	ns
	High to Low Level Output	to Q			
t _{PLH}	Propagation Delay Time	Preset		25	ns
	Low to High Level Output	to Q			
t _{PHL}	Propagation Delay Time	Clear		40	ns
	High to Low Level Output	to Q			
t _{PLH}	Propagation Delay Time	Clear		25	ns
	Low to High Level Output	to $\overline{\mathbf{Q}}$			
t _{PHL}	Propagation Delay Time	Clock to		40	ns
	High to Low Level Output	Q or $\overline{\mathbf{Q}}$			
t _{PLH}	Propagation Delay Time	Clock to		25	ns
	Low to High Level Output	Q or $\overline{\mathbb{Q}}$			





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Ceramic Flat Package (W) Order Number 5476FMQB or DM7476W Package Number W16A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas

Tel: 1-888-522-5372

www.fairchildsemi.com

Fairchild Semiconductor

Fax: +49 (0) 1 80-530 85 86

Fax: +49 (v) 1 50-50 co co
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

This datasheet has been downloaded from:

www. Data sheet Catalog.com


Datasheets for electronic components.



4-BIT BINARY FULL ADDER WITH FAST CARRY

The SN54/74LS83A is a high-speed 4-Bit binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A₁-A₄, B₁-B₄) and a Carry Input (C₀). It generates the binary Sum outputs $\Sigma_1 - \Sigma_4$) and the Carry Output (C₄) from the most significant bit. The LS83A operates with either active HIGH or active LOW operands (positive or negative logic). The SN54/74LS283 is recommended for new designs since it is identical in function with this device and features standard corner power pins.

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOADING (Note a)

5 (2.5) U.L.

10 U.L.

PIN NAMES

 $A_1 - A_4$ $B_1 - B_4$

 $\Sigma_1 - \Sigma_4$

	HIGH	LOW
Operand A Inputs	1.0 U.L.	0.5 U.L.
Operand B Inputs	1.0 U.L.	0.5 U.L.
Carry Input	0.5 U.L.	0.25 U.L.
Sum Outputs (Note b)	10 U.L.	5 (2.5) U.L.

C₄ NOTES:

 C_0

- a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


Carry Output (Note b)

LOGIC DIAGRAM Α1 B_2 Вз В4 V_{CC} = PIN 5 В1 (16) GND = PIN 12 7 14 = PIN NUMBERS (2) (15) 14 C_4


SN54/74LS83A

4-BIT BINARY FULL ADDER WITH FAST CARRY

LOW POWER SCHOTTKY



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08




D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

SN54LSXXJ Ceramic SN74LSXXN Plastic SN74LSXXD SOIC

LOGIC SYMBOL



SN54/74LS83A

FUNCTIONAL DESCRIPTION

The LS83A adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs $(\Sigma_1 - \Sigma_4)$ and outgoing carry (C₄) outputs.

$$C_0 + (A_1 + B_1) + 2(A_2 + B_2) + 4(A_3 + B_3) + 8(A_4 + B_4) = \sum_{1} + 2\sum_{2} + 4\sum_{3} + 8\sum_{4} + 16C_4$$

Where: (+) = plus

Due to the symmetry of the binary add function the LS83A can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH Inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.

Example:

	C ₀	A ₁	A ₂	Аз	A ₄	В1	В2	В3	В4	Σ1	Σ2	Σ3	Σ4	C ₄	
Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н	
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1	(10+9 = 19)
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0	(carry+5+6 = 12)

Interchanging inputs of equal weight does not affect the operation, thus C₀, A₁, B₁, can be arbitrarily assigned to pins 10, 11, 13, etc.

FUNCTIONAL TRUTH TABLE

C (n-1)	An	B _n	Σ_{n}	C _n
L	L	L	L	L
L	L	Н	Н	L
L	Н	L	Н	L
L	Н	Н	L	Н
Н	L	L	Н	L
Н	L	Н	L	Н
H	Н	L	L	Н
Н	Н	Н	Н	Н

 $C_1 - C_3$ are generated internally

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

C₀ — is an external input

C₄ — is an output generated internally

SN54/74LS83A

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input All Inputs	t HIGH Voltage for	
\/	Input LOW Voltage	54			0.7	V	Guaranteed Input	t LOW Voltage for	
V _{IL}	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =	- –18 mA	
Vou	Output HIGH Voltage	54	2.5	3.5		٧		= MAX, V _{IN} = V _{IH}	
VOH	Output HIGH Voltage	74	2.7	3.5		V	per Truth Table		
	Outrot I OW Valence	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table	
Iн	Input HIGH Current C ₀ A or B				20 40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
".	C ₀ A or B				0.1 0.2	mA	V _{CC} = MAX, V _{IN}	= 7.0 V	
I _{IL}	Input LOW Current C ₀ A or B				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Output Short Circuit Current	(Note 1)	-20		-100	mA	V _{CC} = MAX		
Icc	Power Supply Current All Inputs Grounded All Inputs at 4.5 V, Except B All Inputs at 4.5 V				39 34 34	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS $(T_A = 25^{\circ}C)$

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tPLH tPHL	Propagation Delay, C_0 Input to any Σ Output		16 15	24 24	ns	
t _{PLH} t _{PHL}	Propagation Delay, Any A or B Input to Σ Outputs		15 15	24 24	ns	V _{CC} = 5.0 V C _I = 15 pF
tPLH tPHL	Propagation Delay, C ₀ Input to C ₄ Output		11 15	17 22	ns	Figures 1 and 2
t _{PLH}	Propagation Delay, Any A or B Input to C ₄ Output		11 12	17 17	ns	

AC WAVEFORMS




Figure 1 Figure 2



August 1986 Revised March 2000

DM74LS11

Triple 3-Input AND Gate

General Description


This device contains three independent gates each of which performs the logic AND function.

Ordering Code:

Order Number	Package Number	Package Description
DM74LS11M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS11N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

Y = ABC

	Output		
Α	В	С	Y
Х	Х	L	L
Χ	L	Х	L
L	Х	Х	L
Н	Н	Н	Н

- H = HIGH Logic Level L = LOW Logic Level X = Either LOW or HIGH Logic Level

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
Гон	HIGH Level Output Current			-0.4	mA
I _{OL}	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IH} = Min$	2.7	3.4		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max$		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.36	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-20		-100	mA
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max		1.8	3.6	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max		3.3	6.6	mA


Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics


at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$


Symbol	Parameter	C _L =	15 pF	C _L =	50 pF	Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	4	13	6	18	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	3	11	5	18	ns




14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.



54LS85/DM54LS85/DM74LS85 4-Bit Magnitude Comparators

General Description


These 4-bit magnitude comparators perform comparison of straight binary or BCD codes. Three fully-decoded decisions about two, 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A > B, A < B, and A = B outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must

have a high-level voltage applied to the A = B input. The cascading path is implemented with only a two-gate-level delay to reduce overall comparison times for long words.

Features

- Typical power dissipation 52 mW
- Typical delay (4-bit words) 24 ns
- Alternate Military/Aerospace device (54LS85) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



Order Number 54LS85DMQB, 54LS85FMQB, 54LS85LMQB, DM54LS85J, DM54LS85W, DM74LS85M or DM74LS85N See NS Package Number E20A, J16A, M16A, N16E or W16A

TL/F/6379-1

Function Table

	Comp Inp	•			Cascading Inputs			Outputs	
A3, B3	A2, B2	A1, B1	A0, B0	A > B	$\mathbf{A} < \mathbf{B}$	$\mathbf{A} = \mathbf{B}$	A > B	$\mathbf{A} < \mathbf{B}$	$\mathbf{A} = \mathbf{B}$
A3 > B3	Х	X	X	Х	Χ	Χ	Н	L	L
A3 < B3	X	X	X	X	Χ	X	L	Н	L
A3 = B3	A2 > B2	X	X	X	Χ	X	Н	L	L
A3 = B3	A2 < B2	X	X	X	Χ	X	L	Н	L
A3 = B3	A2 = B2	A1 > B1	X	X	Χ	X	Н	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	Χ	X	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	Χ	X	Н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	Χ	X	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	L	L	Н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	Н	L	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	Н	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	X	Χ	Н	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	Н	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	Н	Н	L

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

DM54LS and 54LS $-55^{\circ}\mathrm{C}$ to $+125^{\circ}\mathrm{C}$ DM74LS $0^{\circ}\mathrm{C}$ to $+70^{\circ}\mathrm{C}$

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS85	5		Units		
4U.com	i didilictei	Min	Nom	Max	Min	Nom	Max	Onits
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
I _{OH}	High Level Output Current			-0.4			-0.4	mA
l _{OL}	Low Level Output Current			4			8	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	٧
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		v
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
II	Input Current @ Max	V _{CC} = Max	A < B			0.1	
	Input Voltage	$V_{I} = 7V$	A > B			0.1	mA
			Others			0.3	
I _{IH}	High Level Input	V _{CC} = Max	A < B			20	
	Current	$V_I = 2.7V$	A > B			20	μΑ
			Others			60	
I _{IL}	Low Level Input	V _{CC} = Max	A < B			-0.4	
	Current	$V_I = 0.4V$	A > B			-0.4	mA
			Others			-1.2	
Ios	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	ША
I _{CC}	Supply Current	V _{CC} = Max (Note 3)			10	20	mA


Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3: I_{CC} is measured with all outputs open, A = B grounded and all other inputs at 4.5V.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$


		From	То	Number of		R _L =	2 k Ω		
Symbol	Parameter	Input	Output	Gate Levels	C _L =	15 pF	C _L =	50 pF	Units
					Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Any A or B Data Input	A < B, A > B	3		36		42	ns
			A = B	4		40		40	
t _{PHL}	Propagation Delay Time High-to-Low Level Output	Any A or B Data Input	A < B, A > B	3		30		40	ns
			A = B	4		30		40	
t _{PLH}	Propagation Delay Time Low-to-High Level Output	A < B or A = B	A > B	1		22		26	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	A < B or A = B	A > B	1		17		26	ns
t _{PLH}	Propagation Delay Time Low-to-High Level Output	A =B	A = B	2		20		25	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	A = B	A = B	2		17		26	ns
t _{PLH}	Propagation Delay Time Low-to-High Level Output	A > B or A = B	A < B	1		22		26	ns
t _{PHL}	Propagation Delay Time High-to-Low Level Output	A > B or A = B	A < B	1		17		26	ns









Physical Dimensions inches (millimeters) (Continued)



ww.DataSheet4U.cor




16-Lead Small Outline Molded Package (M) Order Number DM74LS85M NS Package Number M16A



16-Lead Molded Dual-In-Line Package (N) Order Number DM74LS85N NS Package Number N16E

Physical Dimensions inches (millimeters) (Continued)



16-Lead Ceramic Flat Package (W) Order Number 54LS85FMQB or DM54LS85W NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408



September 1986 Revised July 2001

DM7486

Quad 2-Input Exclusive-OR Gate


General Description

This device contains four independent gates each of which performs the logic exclusive-OR function.

Ordering Code:

Order Number	Package Number	Package Description
DM7486N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Connection Diagram



Function Table

Inp	Output	
Α	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

 $\textbf{Y} = \textbf{A} \, \oplus \, \textbf{B}$

H = HIGH Logic Level L = LOW Logic Level

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-0.8	mA
I _{OL}	LOW Level Output Current			16	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max	2.4	3.4		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$				
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max		0.2	0.2 0.4	V
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$		0.2		
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
Ios	Short Circuit Output Current	V _{CC} = Max (Note 3)	-18		-55	mA
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max (Note 4)		30	50	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max (Note 3)(Note 5)		36	57	mA

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.

Note 4: I_{CCH} is measured with all outputs open, one input of each gate at 4.5V, and the other inputs grounded.

Note 5: I_{CCL} is measured with all outputs open, and all inputs at ground.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	$C_L = 15 \text{ pF, } R_L = 400\Omega$		Units
			Min	Max	Cinto
t _{PLH}	Propagation Delay Time	Other Input LOW		23	ns
	LOW-to-HIGH Level Output				
t _{PHL}	Propagation Delay Time			17	ns
	HIGH-to-LOW Level Output			17	115
t _{PLH}	Propagation Delay Time	Other Input HIGH		30	ns
	LOW-to-HIGH Level Output			30	115
t _{PHL}	Propagation Delay Time			22	ns
	HIGH-to-LOW Level Output				

Physical Dimensions inches (millimeters) unless otherwise noted 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 + 0.010 (6.350±0.254) PIN NO. 1 IDENT PIN NO. 1 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ $\frac{0.300 - 0.320}{(7.620 - 8.128)}$ 0.065 0.145 - 0.2000.060 4° TYP Optional (1.651) (1.524) (3.683 - 5.080)0.008 - 0.016 TYP 95° ± 5° 0.020 (0.203 - 0.406)(0.508) MIN 0.125 - 0.150 0.075 ± 0.015 (3.175 - 3.810) 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 -- 0.023 TYP $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$ 0.325 ^{+0.040} -0.015 $8.255 + 1.016 \\ -0.381$ N14A (REV F)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and

Fairchild reserves the right at any time without notice to change said circuitry and specifications.

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.



74LS194 4-Bit Bidirectional Universal Shift Register

General Description

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load

Shift right (in the direction Q_A toward Q_D)

Shift left (in the direction Q_D toward Q_A)

Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, HIGH. The data is loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is HIGH and S1 is LOW. Serial data for this mode is entered at the shift-right data input. When S0 is LOW and S1 is HIGH, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are LOW.

Features

- Parallel inputs and outputs
- Four operating modes:

Synchronous parallel load

Right shift

Left shift Do nothing


- Positive edge-triggered clocking
- Direct overriding clear

Ordering Code:

Order Number	Package Number	Package Description
DM74LS194AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS194AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



DM74LS194A

Function Table

	Inputs									Out	puts		
Clear	Mo	de	Clock	Se	erial	Parallel		Q _A	Q _B	Q _C	Q_D		
Clear	S1	S0	CIOCK	Left	Right	Α	В	С	D	≪ A	αB	æ.C	αD
L	Х	Χ	Х	Х	Х	Х	Х	Χ	Χ	L	L	L	L
Н	Х	Χ	L	Х	Χ	Χ	Χ	Χ	Χ	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	Н	Н	1	Х	Χ	а	b	С	d	а	b	С	d
Н	L	Н	1	Х	Н	Χ	Χ	Χ	Χ	Н	Q_{An}	Q_{Bn}	Q_Cn
Н	L	Н	1	Х	L	Х	Χ	Χ	Χ	L	Q_{An}	Q_Bn	Q_Cn
Н	Н	L	1	Н	Χ	Χ	Χ	Χ	Χ	Q_{Bn}	Q_Cn	Q_Dn	Н
Н	Н	L	1	L	Χ	Χ	Χ	Χ	Χ	Q_{Bn}	Q_Cn	Q_Dn	L
Н	L	L	Х	Х	Χ	Χ	Χ	Χ	Χ	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}


- H = HIGH Level (steady state)
- X = Don't Care (any input, including transitions)
 ↑ = Transition from LOW-to-HIGH level

- a, b, c, d = The level of steady state input at inputs A, B, C or D, respectively.

 Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = The level of Q_A, Q_B, Q_C, or Q_D, respectively, before the indicated steady state input conditions were established.

 Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = The level of Q_A, Q_B, Q_C, respectively, before the most-recent ↑ transition of the clock.

Logic Diagram





Absolute Maximum Ratings(Note 1)

Storage Temperature Range

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range 0°C to +70°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parame	ter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{OH}	HIGH Level Output Curre	nt			-0.4	mA
I _{OL}	LOW Level Output Currer	nt			8	mA
f _{CLK}	Clock Frequency (Note 2))	0		25	MHz
	Clock Frequency (Note 3))	0		20	
t _W	Pulse Width	Clock	20			
	(Note 4)	Clear	20			ns
t _{SU}	Setup Time	Mode	30			
	(Note 4) Data		20			ns
t _H	Hold Time (Note 4)	0			ns	
t _{REL}	Clear Release Time (Note	25			ns	
T _A	Free Air Operating Tempe	Free Air Operating Temperature			70	°C

 -65°C to $+150^{\circ}\text{C}$

Note 2: $C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}.$

Note 3: C_L = 50 pF, R_L = 2 $k\Omega$, T_A = 25°C and V_{CC} = 5V.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 5)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max	2.7	3.4		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$	2.7	5.4		V
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max		0.35	0.5	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		0.55	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min			0.4	
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
Ios	Short Circuit Output Current	V _{CC} = Max (Note 6)	-20		-100	mA
I _{CC}	Supply Current	V _{CC} = Max (Note 7)		15	23	mA

Note 5: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 7: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I_{CC} is tested with momentary ground, then 4.5V applied to CLOCK.



DM74LS194A

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Symbol	Parameter	From (Input)	C _L = 50 pl	Units	
Symbol	r ai ailletei	To (Output)	Min	Min Max	
f _{MAX}	Maximum Clock Frequency		20		MHz
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Any Q		26	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Any Q		35	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Output	Clear to Any Q		38	ns


Note 8: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 10: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, I_{CC} is tested with momentary ground, then 4.5V applied to CLOCK.


Timing Diagram











16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E



March 1989 Revised March 2000

DM74LS266 Quad 2-Input Exclusive-NOR Gate with Open-Collector Outputs

General Description


This device contains four independent gates each of which performs the logic exclusive-NOR function. Outputs are open collector.

Ordering Code:

Order Number	Package Number	Package Description
DM74LS266M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS266N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table

Inp	uts	Outputs
Α	В	Y
L	L	Н
L	Н	L
Н	L	L
Н	Н	Н

H = HIGH Voltage Level L = LOW Voltage Level

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range 0° C to $+70^{\circ}$ C Storage Temperature Range -65° C to $+150^{\circ}$ C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
V _{OH}	HIGH Level Output Voltage			5.5	V
I _{OL}	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
I _{CEX}	HIGH Level Output Current	$V_{CC} = Min, V_O = 5.5V,$ $V_{IL} = Max$			100	μА
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$			0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$			0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.2	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			40	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.8	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-20		-100	mA
I _{cc}	Supply Current	V _{CC} = Max			13	mA


Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = 5V, T_A = 25^{\circ}C$

Symbol	Parameter	-	2 kΩ 15 pF	Units
		Min	Max	
t _{PLH}	Propagation Delay Time		23	ns
	LOW-to-HIGH Level Output			
t _{PHL}	Propagation Delay Time		23	ns
	HIGH-to-LOW Level Output		25	113



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\frac{0.630 - 8.128}{(7.620 - 8.128)}$ 0.060 0.145 - 0.2004° TYP Optional (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 ^{+0.040} -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016

N144 (REV.F)

www.fairchildsemi.com

SN54147, SN54148, SN54LS147, SN54LS148, SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

SDLS053 OCTOBER 1976 - REVISED MARCH 1988

'147, 'LS147

- Encodes 10-Line Decimal to 4-Line BCD
- Applications Include:

Keyboard Encoding Range Selection: '148, 'LS148

- Encodes 8 Data Lines to 3-Line Binary (Octal)
- Applications Include:

N-Bit Encoding
Code Converters and Generators

	TYPICAL	TYPICAL
TYPE	DATA	POWER
	DELAY	DISSIPATION
147	10 ns	225 mW
148	10 ns	190 mW
'LS147	15 ns	60 mW
1 5148	15 as	60 mW

description

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The '147 and 'LS147 encode nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level. The '148 and 'LS148 encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level. All inputs are buffered to represent one normalized Series 54/74 or 54LS/74LS load, respectively.

'147, 'L\$147 FUNCTION TABLE


			(P	NPUT	S					ουτι	PUTS	
1	2	3	4	5	6	7	8	9	D	C	В	A
I	Н	Н	н	Н	н	н	н	н	н	Н	Н	н
х	×	×	×	×	×	×	X	L] L	н	н	L
×	×	×	×	×	×	x	Ł	н	L	н	н	H
×	X	х	×	х	x	L	н	н	н	L	L	L
×	X	×	×	×	L	Н	н	Н	Н	L	L	Н
×	X	×	×	Ł	Н	н	н	н	н	L	н	L
х	X	×	L	Н	н	н	н	н	н	L	н	H
×	×	L	н	Н	н	н	н	н	н	н	L	L
х	L	H	н	н	н	н	н	н	н	н	L	н
L	н	Н	н	н	н	н	н	н	н	н	н	L

H = high-logic level, L = low-logic level, X = irrelevant


SN54147, SN54LS147,

SN54148, SN54LS148.... J OR W PACKAGE SN74147, SN74148.... N PACKAGE SN74LS147, SN74LS148.... D OR N PACKAGE

(TOP VIEW)



SN54LS147, SN54LS148 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

'148,'LS148
FUNCTION TABLE

	INPUTS									OUTPUTS					
EI	0	1	2	_3	4	5	6	7	A2	A1	AO	GS	EO		
н	х	x	×	х	×	×	×	×	н	н	Н	н	Н		
L	н	н	н	н	Н	Н	н	Н	н	н	H	н	Ł		
L	×	×	х	Х	×	х	X	L.	L	L	L	L	н		
L	×	×	×	×	×	×	L	н	L	L	Н	L	н		
L	×	×	х	х	X	L	н	Н	L	н	L	ì Ł	Н		
[×	×	×	×	L	н	н	H	L	н	н	ι	н		
ᄔ	×	X	X	L	н	н	н	Н	H	Ł	L	L	н		
L	×	×	Ĺ	н	Н	н	H	н	н	L	н	L	н		
L	×	L	н	н	Н	н	н	н	н	Н	L	L	н		
L	L	н	H	Н	н	н	н	н	н	н	н	L	н		

SN54147, SN54148, SN54LS147, SN54LS148, SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

logic symbols†




 $^{^{\}dagger} These symbols are in accordance with-ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.$


Pin numbers shown are for D, J, N, and W packages.

'148, 'LS148 HPRI/BIN 0 (10) 10 1 (11) 1/Z11 11. (12)2/Z12 12-3 (13) (15) EO 3/Z13 13. (1) 4/Z14 (14) GS (2) 5/Z15 15 (3) 6/Z16 7-(4) 7/Z 17 (<u>9)</u> A0 (7)_A1 V18 **2**α (6) A2 (5) EΝα EI-

logic diagrams




Pin numbers shown are for D, J, N, and W packages.






schematics of inputs and outputs

147, 1148



'LS147, 'LS148



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)												. 7 V
Input voltage: '147, '148												5.5 V
'LS147, 'LS148												
Interemitter voltage: '148 only (see Note 2)					,							5.5 V
Operating free-air temperature range: SN541, SN54LS Circuits								_Ę	55°	C t	to	125°C
SN74', SN74LS Circuits												
Storage temperature range												

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.
 - 2. This is the voltage between two emitters of a multiple-emitter transistor. For '148 circuits, this rating applies between any two of the eight data lines, 0 through 7.

recommended operating conditions

		SN54'		L	SN74'			SN54LS'			SN74LS'			
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	4.5	- 5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-800			-800			-400			-400	μА	
Low-level output current, IOL			16			16			4			8	mA	
Operating free-air temperature, TA	- 55		125	0		70	55		125	0		70	С	



SN54147, SN54148, SN74147, SN74148 (TIM9907) 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

- 	PARAME1	reo	TEST CO	NDITIONS†		'147		′148			UNIT
	FARAMET	En	1251 CC	MDITIONS.	MIN	TYP	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	-	1	•	2			2			V
VIL	Low-level input voltage						0.8			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I ₁ = -12 mA			-1.5			-1.5	ν
νон	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -800 μA	2.4	3.3		2.4	3.3		٧
Vol	Low-level output voltage		VCC = MIN, VIL = 0.8 V,	VIH = 2 V, IOL = 16 mA		0.2	0.4		0.2	0.4	v
l j	Input current at maximum	input voltage	VCC = MAX,	V ₁ = 5.5 V			1			1	mA
		0 input			1					40	
11H	High-level input current	Any input except 0	VCC = MAX,	V = 2.4 V			40			80	μΑ
		0 input	V MARY	· - 0 4 V				ļ		-1.6	_
11 L	Low-level input current	Any input except 0	VCC = MAX,	VI = 0.4 V			-1.6			-3.2	mA
ios	Short-circuit output currer	rt [§]	V _{CC} = MAX		- 35		-85	35		-85	mA
	Supply support		V _{CC} = MAX,	Condition 1		50	70	<u> </u>	40	60	mΑ
1cc	Supply current		See Note 3	Condition 2		42	62	[35	55	mΑ

NOTE 3: For '147, I_{CC} (condition 1) is measured with input 7 grounded, other inputs and outputs open; I_{CC} (condition 2) is measured with all inputs and outputs open. For '148, I_{CC} (condition 1) is measured with inputs 7 and EI grounded, other inputs and outputs open; I_{CC} (condition 2) is measured with all inputs and outputs open.

SN54147, SN74147 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
[†] PLH	Anv	Anv	In-phase	C1 - 15 05		9	14	
1PHL		Ally	output	$C_L = 15 \text{pF}_1$ $R_1 = 400 \Omega_2$		7	11	DS
tPLH	Anv	Anv	Out-of-phase	See Note 4		13	19	Ī
[†] PHL		2119	output	See Note 4		12	19	ns _

SN54148, SN74148 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

			~					
PARAMETER*	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
†PLH	1 thru 7	A0, A1, or A2	In-phase			10	15	
¹PH L		AU, A1, U/A2	output	Ì		9	14	ns
[†] PLH	1 thru 7	A0, A1, or A2	Out-of-phase			13	19	
^t ₱HL	1 (1114)	A0, A1, 01 A2	Output			12	19	ns .
[†] PLH	O thru 7	EO	Out-of-phase	7		6	10	\vdash
[†] PHL		100	output	0 - 15 -5		14	25	ns
IPLH	0 thru 7	GS	In-phase	C _L = 15 pF,		18	30	
¹ PHL	O IIII U 7	33	output	R _L = 400 Ω,		14	25	ns
^t PLH	E1	A0, A1, or A2	In-phase	See Note 4		10	15	
[†] PHL		A0, A1, 01 A2	Output			10	15	ns
[†] PLH	EI	GS	In-phase	7	8	8	12	
tPHL .	E1	Q3	output			10	15	ns
[†] PLH	El	FO.	In-phase			10	15	
[†] PHL	LI	EO	putput			17		ns

 $[\]mathbf{f}_{\mathsf{tPLH}} = \mathsf{propagation}$ delay time, low-to-high-level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}circ}$ Ail typical values are at V $_{CC}$ + 5 V, T $_{A}$ = 25 C

Not more than one output should be shorted at a time

tpHL = propagation delay time, high-to-low-level output

SN54LS147, SN54LS148, SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			7507.001	initioust.		SN54L	S'	5			
	PARAMET	EH	IESI CON	IDITIONS	MIN	TYP∓	MAX	MIN	TYP‡	MAX	UNIT
VIΗ	High-level input voltage			-	2			2			v
VIL	Low-level input voltage						0.7			0.8	V
Vik	Input clamp voltage		V _{CC} = MIN,	I _I = −18 mA			-1.5			-1.5	V
VOH	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V I _{OH} = -400 μA	2.5	3.4		2.7	3.4		v
VOL	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	10L = 4 mA		0.25	0.4		0.25	0.4	· v
.01			VIL = VILmax	IOL - 8 mA					0.35	0.5	
	Input current at	'LS148 inputs 1 thru 7	V _{CC} ≈ MAX,	V. = 7 V			0.2			0.2	mA
Ťι	maximum input voltage	All other inputs	460 - MOX,	VI - 7 V			0,1			0.1	Ę
	High-level input current	'LS148 inputs 1 thru 7	Vcc = MAX,	V 27 V	L_		40			40	. μA
IIН	mignilever input corrent	All other inputs	1 ACC - MYY'	V - 2.7 0			20			20	_ #A
	Levelevel input average	'L\$148 inputs 1 thru 7	V	V = 0.4.V	{		-0.8			-0.8	
HL	Low-level input current	All other inputs	V _{CC} = MAX,	V - 0.4 V			-0.4			-0.4	mA
los	Short-circuit output curren	t \$	V _{CC} = MAX		-20		-100	-20		-100	mA
	Complete		VCC = MAX,	Condition 1		12	20		12	20.	mΑ
L'cc_	Supply current		See Nate 5	Condition 2		10	17		10	17	mΑ

NOTE 5: For 'LS147, I_{CC} (condition 1) is measured with input 7 grounded, other inputs and outputs open, I_{CC} (condition 2) is measured with all inputs and outputs open. For 'LS148, I_{CC} (condition 1) is measured with inputs 7 and EI grounded, other inputs and outputs open, I_{CC} (condition 2) is measured with all inputs and outputs open.

SN54LS147, SN74LS147 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER [¶]	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	TINU
tPLH	Any	Any	In-phase	C 15 ps		12	18	ns
tPHL	~ y	ny Any ουτρυτ C _L = 15 pF. B _L = 2 kΩ,		[12	18] '''	
t₽LH	Any	Any	Out-of-phase	See Note 4		21	33	ns :
tPH L	City	7117	putput	See Note 4		15	23	'''

SN54LS148, SN74LS148 switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	דואט
[‡] PLH	1 thru 7	A0, A1, or A2	In-phase			14	18	
1PHL	1 11110 /	A0, A1, 01 A2	output			15	25	ns
[₹] PLH	1.45	A0, A1, or A2	Out-of-phase			20	36	
tPHL	1 thru 7	A0, A1, 01 A2	output			16	29	ns
1PLH	O thru 7	EO	Out-of-phase	7		7	18	1
tPHL	0 (1114 7	1	output	C 45 - 5		25	40	ПS
tPLH .	Othru 7	GS	In-phase	— C _L = 15 pF.		35	55	
tPHL	o and 7	4	autput	$R_L = 2 k\Omega$		9	21	'ns
tPLH	EI	A0, A1, or A2	In-phase	See Note 4		16	25	
^t PHL		AU, A1, 01 A2	Gutput			12	25	ns
tPLH			In-phase			12	17	
tPH∟	ΕI	EI GS output		14	36	{ ns		
tPLH	EI	50	In-phase			12	21	ļ
tPHL .	C 1	EO	output			23	35	ns

TPHL propagation delay time, low to high level output the propagation delay time, high to low level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

 $[\]frac{1}{2}$ All typical values are at V_{CC} = 5 V, T_A = 25 C.


Not more than one output should be shorted at a time

3

ENCODED DATA (ACTIVE LOW)

'08/'L\$08

PRIORITY FLAG (ACTIVE LOW)



Since the '147/'LS147 and '148/'LS148 are combinational logic circuits, wrong addresses can appear during input transients. Moreover, for the '148/'LS148 alichange from high to low at input EI can cause a transient low on the GS output when all inputs are high. This must be considered when strobing the outputs.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.

Texas Instruments

http://www.ti.com

This file is the datasheet for the following electronic components:

74LS147 - http://www.ti.com/product/74ls147?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN54LS148W - http://www.ti.com/product/sn54ls148w?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN54LS148FK - http://www.ti.com/product/sn54ls148fk?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN54LS147 - http://www.ti.com/product/sn54ls147?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN54LS147FK - http://www.ti.com/product/sn54ls147fk?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN54LS147J - http://www.ti.com/product/sn54ls147j?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74147N - http://www.ti.com/product/sn74147n?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN54147J - http://www.ti.com/product/sn54147j?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN54147W - http://www.ti.com/product/sn54147w?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN54148J - http://www.ti.com/product/sn54148j?HQS=TI-null-null-dscatalog-df-pf-null-wwe 74LS148 - http://www.ti.com/product/74ls148?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN54148W - http://www.ti.com/product/sn54148w?HQS=TI-null-null-dscatalog-df-pf-null-wwe 74148 - http://www.ti.com/product/74148?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74148 - http://www.ti.com/product/sn74148?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74148N - http://www.ti.com/product/sn74148n?HQS=TI-null-null-dscatalog-df-pf-null-wwe SNJ54148J - http://www.ti.com/product/snj54148j?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74147 - http://www.ti.com/product/sn74147?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN54LS147W - http://www.ti.com/product/sn54ls147w?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74LS147 - http://www.ti.com/product/sn74ls147?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74LS147D - http://www.ti.com/product/sn74ls147d?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74LS147N - http://www.ti.com/product/sn74ls147n?HQS=TI-null-null-dscatalog-df-pf-null-wwe



August 1986 Revised July 2001

DM74157

Quad 2-Line to 1-Line Data Selectors/Multiplexer

General Description

These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs.

Applications

- · Expand any data input point
- · Multiplex dual data buses
- Generate four functions of two variables (one variable is common)
- Source programmable counters


Features

- Buffered inputs and outputs
- Typical propagation time 9 ns
- Typical power dissipation 150 mW

Ordering Code:

Order Number	Package Number	Package Description
DM74157N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Connection Diagram



Function Table

	Inputs			Output Y
Strobe	Select	Α	В	Output 1
Н	Х	Х	Х	L
L	L	L	X	L
L	L	Н	X	Н
L	Н	X	L	L
L	Н	Х	Н	Н
H = HIGH Level,	L = LOW Leve	el, X =	Don't Care	9

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range 0°C to $+70^{\circ}\text{C}$ Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
Гон	HIGH Level Output Current			-0.8	mA
I _{OL}	LOW Level Output Current			16	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I = -12 mA			-1.5	V
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max	2.4	3.4		V
	Output Voltage	V _{IL} = Max, V _{IH} = Min	2.7			
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max			0.4	٧
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$				
lı	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-18		-55	mA
I _{CC}	Supply Current	V _{CC} = Max (Note 4)		30	48	mA

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.


Note 3: Not more than one output should be shorted at a time.

Note 4: I_{CC} is measured with 4.5V applied to all inputs and all outputs OPEN.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Symbol	Parameter	From (Input)	$R_L = 400\Omega$, $C_L = 15 pF$		Units
		To (Output)	Min	Max	Oints
t _{PLH}	Propagation Delay Time	Data to Y		14	ns
	LOW-to-HIGH Level Output				
t _{PHL}	Propagation Delay Time	Data to Y		14	ns
	HIGH-to-LOW Level Output				
t _{PLH}	Propagation Delay Time	Strobe to Y		20	ns
	LOW-to-HIGH Level Output	Strobe to 1			
t _{PHL}	Propagation Delay Time	Strobe to Y		21	ns
	HIGH-to-LOW Level Output	Strobe to 1			
t _{PLH}	Propagation Delay Time	Select to Y		23	ns
	LOW-to-HIGH Level Output				
t _{PHL}	Propagation Delay Time	Select to Y		27	ns
	HIGH-to-LOW Level Output				



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.